Home
last modified time | relevance | path

Searched defs:levels (Results 1 – 25 of 65) sorted by relevance

123

/linux/arch/powerpc/platforms/powernv/
H A Dpci-ioda-tce.c217 unsigned long size, unsigned int levels) in pnv_pci_ioda2_table_do_free_pages()
257 unsigned int levels, unsigned long limit, in pnv_pci_ioda2_table_do_alloc_pages()
291 __u32 page_shift, __u64 window_size, __u32 levels, in pnv_pci_ioda2_table_alloc_pages()
H A Dpci-ioda.c1345 int num, __u32 page_shift, __u64 window_size, __u32 levels, in pnv_pci_ioda2_create_table()
1406 unsigned int levels = tces_order / tcelevel_order; in pnv_pci_ioda2_setup_default_config() local
1482 __u64 window_size, __u32 levels) in pnv_pci_ioda2_get_table_size()
1515 int num, __u32 page_shift, __u64 window_size, __u32 levels, in pnv_pci_ioda2_create_table_userspace()
/linux/drivers/video/backlight/
H A Dled_bl.c20 unsigned int *levels; member
138 u32 *levels = NULL; in led_bl_parse_levels() local
H A Dmp3309c.c63 unsigned int *levels; member
H A Dpwm_bl.c25 unsigned int *levels; member
/linux/drivers/gpu/drm/nouveau/include/nvrm/535.113.01/common/sdk/nvidia/inc/ctrl/
H A Dctrl90f1.h92 } levels[GMMU_FMT_MAX_LEVELS]; member
/linux/arch/mips/kernel/
H A Dcacheinfo.c24 int levels = 0, leaves = 0; in init_cache_level() local
/linux/drivers/acpi/
H A Dpptt.c197 unsigned int *levels, unsigned int *split_levels) in acpi_count_levels()
621 int acpi_get_cache_info(unsigned int cpu, unsigned int *levels, in acpi_get_cache_info()
/linux/drivers/md/persistent-data/
H A Ddm-btree.h88 unsigned int levels; member
/linux/arch/arm64/include/asm/
H A Dkvm_arm.h210 #define VTCR_EL2_LVLS_TO_SL0(levels) \ argument
283 #define ARM64_VTTBR_X(ipa, levels) ((ipa) - ((levels) * (PAGE_SHIFT - 3))) argument
/linux/drivers/xen/xenbus/
H A Dxenbus.h43 unsigned int levels; member
/linux/include/linux/
H A Dcacheinfo.h105 unsigned int *levels, unsigned int *split_levels) in acpi_get_cache_info()
H A Dqnx6_fs.h89 __u8 levels; member
/linux/include/acpi/
H A Dvideo.h17 int *levels; member
/linux/arch/arm64/mm/
H A Dtrans_pgd.c241 unsigned long level_mask, prev_level_entry, *levels[4]; in trans_pgd_idmap_page() local
/linux/drivers/gpu/drm/amd/pm/powerplay/smumgr/
H A Dfiji_smumgr.c1014 struct SMU73_Discrete_GraphicsLevel *levels = in fiji_populate_all_graphic_levels() local
1230 struct SMU73_Discrete_MemoryLevel *levels = in fiji_populate_all_memory_levels() local
2555 struct SMU73_Discrete_GraphicsLevel *levels = in fiji_update_dpm_settings() local
H A Dpolaris10_smumgr.c1050 struct SMU74_Discrete_GraphicsLevel *levels = in polaris10_populate_all_graphic_levels() local
1219 struct SMU74_Discrete_MemoryLevel *levels = in polaris10_populate_all_memory_levels() local
2593 struct SMU74_Discrete_GraphicsLevel *levels = in polaris10_update_dpm_settings() local
H A Dtonga_smumgr.c700 SMU72_Discrete_GraphicsLevel *levels = smu_data->smc_state_table.GraphicsLevel; in tonga_populate_all_graphic_levels() local
1101 SMU72_Discrete_MemoryLevel *levels = in tonga_populate_all_memory_levels() local
3154 struct SMU72_Discrete_GraphicsLevel *levels = in tonga_update_dpm_settings() local
H A Dci_smumgr.c482 struct SMU7_Discrete_GraphicsLevel *levels = in ci_populate_all_graphic_levels() local
1311 SMU7_Discrete_MemoryLevel *levels = smu_data->smc_state_table.MemoryLevel; in ci_populate_all_memory_levels() local
2767 struct SMU7_Discrete_GraphicsLevel *levels = in ci_update_dpm_settings() local
/linux/drivers/rtc/
H A Drtc-isl12022.c292 u32 levels[2] = {0, 0}; in isl12022_set_trip_levels() local
/linux/drivers/vfio/
H A Dvfio_iommu_spapr_tce.c611 __u32 levels, in tce_iommu_create_table()
644 __u32 page_shift, __u64 window_size, __u32 levels, in tce_iommu_create_window()
/linux/arch/sparc/kernel/
H A Dsun4d_smp.c229 #define IGEN_MESSAGE(bcast, devid, sid, levels) \ argument
/linux/drivers/md/
H A Ddm-verity.h60 unsigned char levels; /* the number of tree levels */ member
/linux/drivers/gpu/drm/radeon/
H A Dtrinity_dpm.h49 struct trinity_pl levels[SUMO_MAX_HARDWARE_POWERLEVELS]; member
/linux/arch/x86/kernel/cpu/microcode/
H A Dcore.c85 u32 *levels; in amd_check_current_patch_level() local

123