Home
last modified time | relevance | path

Searched refs:irq_banks (Results 1 – 24 of 24) sorted by relevance

/linux/arch/arm/mach-omap1/
H A Dirq.c66 static struct omap_irq_bank *irq_banks; variable
71 return readl_relaxed(irq_banks[bank].va + offset); in irq_bank_readl()
75 writel_relaxed(value, irq_banks[bank].va + offset); in irq_bank_writel()
81 writel_relaxed(0x1, irq_banks[1].va + IRQ_CONTROL_REG_OFFSET); in omap_ack_irq()
83 writel_relaxed(0x1, irq_banks[0].va + IRQ_CONTROL_REG_OFFSET); in omap_ack_irq()
137 void __iomem *l1 = irq_banks[0].va; in omap1_handle_irq()
138 void __iomem *l2 = irq_banks[1].va; in omap1_handle_irq()
192 irq_banks = omap1510_irq_banks; in omap1_init_irq()
196 irq_banks = omap310_irq_banks; in omap1_init_irq()
202 irq_banks = omap1610_irq_banks; in omap1_init_irq()
[all …]
/linux/arch/arm/mach-omap2/
H A Domap-wakeupgen.c57 static unsigned int irq_banks = DEFAULT_NR_REG_BANKS; variable
194 for (i = 0; i < irq_banks; i++) in _wakeupgen_save_masks()
202 for (i = 0; i < irq_banks; i++) in _wakeupgen_restore_masks()
210 for (i = 0; i < irq_banks; i++) in _wakeupgen_set_all()
245 for (i = 0; i < irq_banks; i++) { in omap4_irq_save_context()
286 for (i = 0; i < irq_banks; i++) { in omap5_irq_save_context()
313 for (i = 0; i < irq_banks; i++) { in am43xx_irq_save_context()
360 for (i = 0; i < irq_banks; i++) in am43xx_irq_restore_context()
576 irq_banks = OMAP4_NR_BANKS; in wakeupgen_init()
583 irq_banks = AM43XX_NR_REG_BANKS; in wakeupgen_init()
[all …]
/linux/drivers/pinctrl/sunxi/
H A Dpinctrl-sunxi.c1313 for (bank = 0; bank < pctl->desc->irq_banks; bank++) in sunxi_pinctrl_irq_handler()
1317 WARN_ON(bank == pctl->desc->irq_banks); in sunxi_pinctrl_irq_handler()
1529 for (i = 0; i < pctl->desc->irq_banks; i++) { in sunxi_pinctrl_setup_debounce()
1607 IRQ_PER_BANK * pctl->desc->irq_banks, in sunxi_pinctrl_init_with_flags()
1710 pctl->desc->irq_banks, in sunxi_pinctrl_init_with_flags()
1718 for (i = 0; i < pctl->desc->irq_banks; i++) { in sunxi_pinctrl_init_with_flags()
1727 pctl->desc->irq_banks * IRQ_PER_BANK, in sunxi_pinctrl_init_with_flags()
1735 for (i = 0; i < (pctl->desc->irq_banks * IRQ_PER_BANK); i++) { in sunxi_pinctrl_init_with_flags()
1745 for (i = 0; i < pctl->desc->irq_banks; i++) { in sunxi_pinctrl_init_with_flags()
H A Dpinctrl-sun8i-h3-r.c82 .irq_banks = 1,
H A Dpinctrl-sun8i-a23-r.c93 .irq_banks = 1,
H A Dpinctrl-sun50i-a100-r.c83 .irq_banks = 1,
H A Dpinctrl-sun8i-a83t-r.c105 .irq_banks = 1,
H A Dpinctrl-sun50i-a64-r.c102 .irq_banks = 1,
H A Dpinctrl-sun50i-h6-r.c107 .irq_banks = 2,
H A Dpinctrl-sun6i-a31-r.c106 .irq_banks = 2,
H A Dpinctrl-sun50i-h5.c535 .irq_banks = 2,
543 .irq_banks = 3,
H A Dpinctrl-sunxi.h141 unsigned irq_banks; member
H A Dpinctrl-suniv-f1c100s.c394 .irq_banks = 3,
H A Dpinctrl-sun8i-a33.c488 .irq_banks = 2,
H A Dpinctrl-sun8i-h3.c492 .irq_banks = 2,
H A Dpinctrl-sun50i-a64.c579 .irq_banks = 3,
H A Dpinctrl-sun8i-a23.c564 .irq_banks = 3,
H A Dpinctrl-sun8i-a83t.c576 .irq_banks = 3,
H A Dpinctrl-sun8i-v3s.c549 .irq_banks = 2,
H A Dpinctrl-sun50i-h6.c590 .irq_banks = 4,
H A Dpinctrl-sun9i-a80.c722 .irq_banks = 5,
H A Dpinctrl-sun50i-h616.c876 .irq_banks = ARRAY_SIZE(h616_irq_bank_map),
/linux/drivers/net/ethernet/airoha/
H A Dairoha_eth.c42 int bank = irq_bank - &qdma->irq_banks[0]; in airoha_qdma_set_irqmask()
718 for (i = 0; i < ARRAY_SIZE(qdma->irq_banks); i++) { in airoha_qdma_rx_napi_poll()
722 airoha_qdma_irq_enable(&qdma->irq_banks[i], intr_reg, in airoha_qdma_rx_napi_poll()
977 airoha_qdma_irq_enable(&qdma->irq_banks[0], QDMA_INT_REG_IDX0, in airoha_qdma_tx_napi_poll()
1268 for (i = 0; i < ARRAY_SIZE(qdma->irq_banks); i++) { in airoha_qdma_hw_init()
1272 airoha_qdma_irq_enable(&qdma->irq_banks[i], QDMA_INT_REG_IDX0, in airoha_qdma_hw_init()
1274 airoha_qdma_irq_enable(&qdma->irq_banks[i], QDMA_INT_REG_IDX1, in airoha_qdma_hw_init()
1276 airoha_qdma_irq_enable(&qdma->irq_banks[i], QDMA_INT_REG_IDX2, in airoha_qdma_hw_init()
1278 airoha_qdma_irq_enable(&qdma->irq_banks[i], QDMA_INT_REG_IDX3, in airoha_qdma_hw_init()
1282 airoha_qdma_irq_enable(&qdma->irq_banks[0], QDMA_INT_REG_IDX0, in airoha_qdma_hw_init()
[all …]
H A Dairoha_eth.h528 struct airoha_irq_bank irq_banks[AIROHA_MAX_NUM_IRQ_BANKS]; member