Home
last modified time | relevance | path

Searched refs:gfxclk_pstate (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Daldebaran_ppt.c593 pstate_table->gfxclk_pstate.min = SMU_DPM_TABLE_MIN(gfx_table); in aldebaran_populate_umd_state_clk()
594 pstate_table->gfxclk_pstate.peak = SMU_DPM_TABLE_MAX(gfx_table); in aldebaran_populate_umd_state_clk()
595 pstate_table->gfxclk_pstate.curr.min = SMU_DPM_TABLE_MIN(gfx_table); in aldebaran_populate_umd_state_clk()
596 pstate_table->gfxclk_pstate.curr.max = SMU_DPM_TABLE_MAX(gfx_table); in aldebaran_populate_umd_state_clk()
611 pstate_table->gfxclk_pstate.standard = in aldebaran_populate_umd_state_clk()
618 pstate_table->gfxclk_pstate.standard = in aldebaran_populate_umd_state_clk()
619 pstate_table->gfxclk_pstate.min; in aldebaran_populate_umd_state_clk()
812 pstate_table->gfxclk_pstate.curr.min, in aldebaran_emit_clk_levels()
813 pstate_table->gfxclk_pstate.curr.max); in aldebaran_emit_clk_levels()
1207 pstate_table->gfxclk_pstate.curr.max = in aldebaran_set_performance_level()
[all …]
H A Dsmu_v13_0_6_ppt.c1210 pstate_table->gfxclk_pstate.min = SMU_DPM_TABLE_MIN(gfx_table); in smu_v13_0_6_populate_umd_state_clk()
1211 pstate_table->gfxclk_pstate.peak = SMU_DPM_TABLE_MAX(gfx_table); in smu_v13_0_6_populate_umd_state_clk()
1212 pstate_table->gfxclk_pstate.curr.min = SMU_DPM_TABLE_MIN(gfx_table); in smu_v13_0_6_populate_umd_state_clk()
1213 pstate_table->gfxclk_pstate.curr.max = SMU_DPM_TABLE_MAX(gfx_table); in smu_v13_0_6_populate_umd_state_clk()
1234 pstate_table->gfxclk_pstate.standard = in smu_v13_0_6_populate_umd_state_clk()
1241 pstate_table->gfxclk_pstate.standard = in smu_v13_0_6_populate_umd_state_clk()
1242 pstate_table->gfxclk_pstate.min; in smu_v13_0_6_populate_umd_state_clk()
1404 pstate_table->gfxclk_pstate.curr.min, in smu_v13_0_6_emit_clk_levels()
1405 pstate_table->gfxclk_pstate.curr.max); in smu_v13_0_6_emit_clk_levels()
2004 pstate_table->gfxclk_pstate.curr.max = in smu_v13_0_6_set_performance_level()
[all …]
H A Dsmu_v13_0_7_ppt.c2285 pstate_table->gfxclk_pstate.min = SMU_DPM_TABLE_MIN(gfx_table); in smu_v13_0_7_populate_umd_state_clk()
2288 pstate_table->gfxclk_pstate.peak = driver_clocks.GameClockAc; in smu_v13_0_7_populate_umd_state_clk()
2290 pstate_table->gfxclk_pstate.peak = SMU_DPM_TABLE_MAX(gfx_table); in smu_v13_0_7_populate_umd_state_clk()
2309 pstate_table->gfxclk_pstate.standard = driver_clocks.BaseClockAc; in smu_v13_0_7_populate_umd_state_clk()
2311 pstate_table->gfxclk_pstate.standard = in smu_v13_0_7_populate_umd_state_clk()
H A Dsmu_v13_0_0_ppt.c2283 pstate_table->gfxclk_pstate.min = SMU_DPM_TABLE_MIN(gfx_table); in smu_v13_0_0_populate_umd_state_clk()
2286 pstate_table->gfxclk_pstate.peak = driver_clocks.GameClockAc; in smu_v13_0_0_populate_umd_state_clk()
2288 pstate_table->gfxclk_pstate.peak = SMU_DPM_TABLE_MAX(gfx_table); in smu_v13_0_0_populate_umd_state_clk()
2307 pstate_table->gfxclk_pstate.standard = driver_clocks.BaseClockAc; in smu_v13_0_0_populate_umd_state_clk()
2309 pstate_table->gfxclk_pstate.standard = in smu_v13_0_0_populate_umd_state_clk()
/linux/drivers/gpu/drm/amd/pm/swsmu/smu15/
H A Dsmu_v15_0.c1114 sclk_min = sclk_max = pstate_table->gfxclk_pstate.standard; in smu_v15_0_set_performance_level()
1122 sclk_min = sclk_max = pstate_table->gfxclk_pstate.min; in smu_v15_0_set_performance_level()
1128 sclk_min = sclk_max = pstate_table->gfxclk_pstate.peak; in smu_v15_0_set_performance_level()
1152 pstate_table->gfxclk_pstate.curr.min = sclk_min; in smu_v15_0_set_performance_level()
1153 pstate_table->gfxclk_pstate.curr.max = sclk_max; in smu_v15_0_set_performance_level()
/linux/drivers/gpu/drm/amd/pm/swsmu/smu14/
H A Dsmu_v14_0.c1239 sclk_min = sclk_max = pstate_table->gfxclk_pstate.standard; in smu_v14_0_set_performance_level()
1247 sclk_min = sclk_max = pstate_table->gfxclk_pstate.min; in smu_v14_0_set_performance_level()
1253 sclk_min = sclk_max = pstate_table->gfxclk_pstate.peak; in smu_v14_0_set_performance_level()
1277 pstate_table->gfxclk_pstate.curr.min = sclk_min; in smu_v14_0_set_performance_level()
1278 pstate_table->gfxclk_pstate.curr.max = sclk_max; in smu_v14_0_set_performance_level()
H A Dsmu_v14_0_2_ppt.c1523 pstate_table->gfxclk_pstate.min = SMU_DPM_TABLE_MIN(gfx_table); in smu_v14_0_2_populate_umd_state_clk()
1526 pstate_table->gfxclk_pstate.peak = driver_clocks.GameClockAc; in smu_v14_0_2_populate_umd_state_clk()
1528 pstate_table->gfxclk_pstate.peak = SMU_DPM_TABLE_MAX(gfx_table); in smu_v14_0_2_populate_umd_state_clk()
1547 pstate_table->gfxclk_pstate.standard = driver_clocks.BaseClockAc; in smu_v14_0_2_populate_umd_state_clk()
1549 pstate_table->gfxclk_pstate.standard = in smu_v14_0_2_populate_umd_state_clk()
/linux/drivers/gpu/drm/amd/pm/swsmu/
H A Dsmu_cmn.c1333 pstate_table->gfxclk_pstate.custom.min = 0; in smu_cmn_reset_custom_level()
1334 pstate_table->gfxclk_pstate.custom.max = 0; in smu_cmn_reset_custom_level()
/linux/drivers/gpu/drm/amd/pm/swsmu/smu11/
H A Dsmu_v11_0.c1819 sclk_min = sclk_max = pstate_table->gfxclk_pstate.standard; in smu_v11_0_set_performance_level()
1824 sclk_min = sclk_max = pstate_table->gfxclk_pstate.min; in smu_v11_0_set_performance_level()
1830 sclk_min = sclk_max = pstate_table->gfxclk_pstate.peak; in smu_v11_0_set_performance_level()
/linux/drivers/gpu/drm/amd/pm/swsmu/inc/
H A Damdgpu_smu.h563 struct pstates_clk_freq gfxclk_pstate; member