Home
last modified time | relevance | path

Searched refs:dpm_levels (Results 1 – 25 of 33) sorted by relevance

12

/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dvega12_hwmgr.c628 dpm_table->dpm_levels[i].value = clk; in vega12_setup_single_dpm_table()
629 dpm_table->dpm_levels[i].enabled = true; in vega12_setup_single_dpm_table()
662 dpm_table->dpm_levels[0].value = data->vbios_boot_state.soc_clock / 100; in vega12_setup_default_dpm_tables()
675 dpm_table->dpm_levels[0].value = data->vbios_boot_state.gfx_clock / 100; in vega12_setup_default_dpm_tables()
688 dpm_table->dpm_levels[0].value = data->vbios_boot_state.mem_clock / 100; in vega12_setup_default_dpm_tables()
701 dpm_table->dpm_levels[0].value = data->vbios_boot_state.eclock / 100; in vega12_setup_default_dpm_tables()
714 dpm_table->dpm_levels[0].value = data->vbios_boot_state.vclock / 100; in vega12_setup_default_dpm_tables()
727 dpm_table->dpm_levels[0].value = data->vbios_boot_state.dclock / 100; in vega12_setup_default_dpm_tables()
740 dpm_table->dpm_levels[0].value = data->vbios_boot_state.dcef_clock / 100; in vega12_setup_default_dpm_tables()
805 dpm_table->dpm_levels[min_level].value;
[all …]
H A Dvega20_hwmgr.c586 dpm_table->dpm_levels[i].value = clk; in vega20_setup_single_dpm_table()
587 dpm_table->dpm_levels[i].enabled = true; in vega20_setup_single_dpm_table()
608 dpm_table->dpm_levels[0].value = data->vbios_boot_state.gfx_clock / 100; in vega20_setup_gfxclk_dpm_table()
629 dpm_table->dpm_levels[0].value = data->vbios_boot_state.mem_clock / 100; in vega20_setup_memclk_dpm_table()
661 dpm_table->dpm_levels[0].value = data->vbios_boot_state.soc_clock / 100; in vega20_setup_default_dpm_tables()
688 dpm_table->dpm_levels[0].value = data->vbios_boot_state.eclock / 100; in vega20_setup_default_dpm_tables()
701 dpm_table->dpm_levels[0].value = data->vbios_boot_state.vclock / 100; in vega20_setup_default_dpm_tables()
714 dpm_table->dpm_levels[0].value = data->vbios_boot_state.dclock / 100; in vega20_setup_default_dpm_tables()
727 dpm_table->dpm_levels[0].value = data->vbios_boot_state.dcef_clock / 100; in vega20_setup_default_dpm_tables()
773 dpm_table->dpm_levels[0].value = data->vbios_boot_state.fclock / 100; in vega20_setup_default_dpm_tables()
[all …]
H A Dvega10_hwmgr.c1248 if (i == 0 || dpm_table->dpm_levels[dpm_table->count - 1].value <= in vega10_setup_default_single_dpm_table()
1250 dpm_table->dpm_levels[dpm_table->count].value = in vega10_setup_default_single_dpm_table()
1252 dpm_table->dpm_levels[dpm_table->count].enabled = true; in vega10_setup_default_single_dpm_table()
1366 dpm_table->dpm_levels[dpm_table->count-1].value; in vega10_setup_default_dpm_tables()
1377 dpm_table->dpm_levels[dpm_table->count-1].value; in vega10_setup_default_dpm_tables()
1383 if (i == 0 || dpm_table->dpm_levels in vega10_setup_default_dpm_tables()
1386 dpm_table->dpm_levels[dpm_table->count].value = in vega10_setup_default_dpm_tables()
1388 dpm_table->dpm_levels[dpm_table->count].enabled = i == 0; in vega10_setup_default_dpm_tables()
1398 if (i == 0 || dpm_table->dpm_levels in vega10_setup_default_dpm_tables()
1401 dpm_table->dpm_levels[dpm_table->count].value = in vega10_setup_default_dpm_tables()
[all …]
H A Dsmu7_hwmgr.c807 if (i == 0 || data->dpm_table.sclk_table.dpm_levels[data->dpm_table.sclk_table.count-1].value != in smu7_setup_dpm_tables_v0()
809 data->dpm_table.sclk_table.dpm_levels[data->dpm_table.sclk_table.count].value = in smu7_setup_dpm_tables_v0()
811 …data->dpm_table.sclk_table.dpm_levels[data->dpm_table.sclk_table.count].enabled = (i == 0) ? 1 : 0; in smu7_setup_dpm_tables_v0()
821 if (i == 0 || data->dpm_table.mclk_table.dpm_levels[data->dpm_table.mclk_table.count-1].value != in smu7_setup_dpm_tables_v0()
823 data->dpm_table.mclk_table.dpm_levels[data->dpm_table.mclk_table.count].value = in smu7_setup_dpm_tables_v0()
825 …data->dpm_table.mclk_table.dpm_levels[data->dpm_table.mclk_table.count].enabled = (i == 0) ? 1 : 0; in smu7_setup_dpm_tables_v0()
832 data->dpm_table.vddc_table.dpm_levels[i].value = allowed_vdd_mclk_table->entries[i].v; in smu7_setup_dpm_tables_v0()
833 data->dpm_table.vddc_table.dpm_levels[i].param1 = std_voltage_table->entries[i].Leakage; in smu7_setup_dpm_tables_v0()
835 data->dpm_table.vddc_table.dpm_levels[i].enabled = true; in smu7_setup_dpm_tables_v0()
844 data->dpm_table.vddci_table.dpm_levels[i].value = allowed_vdd_mclk_table->entries[i].v; in smu7_setup_dpm_tables_v0()
[all …]
H A Dsmu7_hwmgr.h100 struct smu7_dpm_level dpm_levels[MAX_REGULAR_DPM_NUMBER]; member
/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Daldebaran_ppt.c414 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.socclk / 100; in aldebaran_set_default_dpm_table()
415 dpm_table->dpm_levels[0].enabled = true; in aldebaran_set_default_dpm_table()
424 dpm_table->dpm_levels[0].value = pptable->GfxclkFmin; in aldebaran_set_default_dpm_table()
425 dpm_table->dpm_levels[0].enabled = true; in aldebaran_set_default_dpm_table()
426 dpm_table->dpm_levels[1].value = pptable->GfxclkFmax; in aldebaran_set_default_dpm_table()
427 dpm_table->dpm_levels[1].enabled = true; in aldebaran_set_default_dpm_table()
430 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.gfxclk / 100; in aldebaran_set_default_dpm_table()
431 dpm_table->dpm_levels[0].enabled = true; in aldebaran_set_default_dpm_table()
445 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.uclk / 100; in aldebaran_set_default_dpm_table()
446 dpm_table->dpm_levels[0].enabled = true; in aldebaran_set_default_dpm_table()
[all …]
H A Dsmu_v13_0_7_ppt.c605 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.socclk / 100; in smu_v13_0_7_set_default_dpm_table()
606 dpm_table->dpm_levels[0].enabled = true; in smu_v13_0_7_set_default_dpm_table()
620 (dpm_table->dpm_levels[dpm_table->count - 1].value > in smu_v13_0_7_set_default_dpm_table()
622 dpm_table->dpm_levels[dpm_table->count - 1].value = in smu_v13_0_7_set_default_dpm_table()
627 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.gfxclk / 100; in smu_v13_0_7_set_default_dpm_table()
628 dpm_table->dpm_levels[0].enabled = true; in smu_v13_0_7_set_default_dpm_table()
642 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.uclk / 100; in smu_v13_0_7_set_default_dpm_table()
643 dpm_table->dpm_levels[0].enabled = true; in smu_v13_0_7_set_default_dpm_table()
657 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.fclk / 100; in smu_v13_0_7_set_default_dpm_table()
658 dpm_table->dpm_levels[0].enabled = true; in smu_v13_0_7_set_default_dpm_table()
[all …]
H A Dsmu_v13_0_0_ppt.c577 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.socclk / 100; in smu_v13_0_0_set_default_dpm_table()
578 dpm_table->dpm_levels[0].enabled = true; in smu_v13_0_0_set_default_dpm_table()
601 (dpm_table->dpm_levels[dpm_table->count - 1].value > in smu_v13_0_0_set_default_dpm_table()
603 dpm_table->dpm_levels[dpm_table->count - 1].value = in smu_v13_0_0_set_default_dpm_table()
608 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.gfxclk / 100; in smu_v13_0_0_set_default_dpm_table()
609 dpm_table->dpm_levels[0].enabled = true; in smu_v13_0_0_set_default_dpm_table()
623 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.uclk / 100; in smu_v13_0_0_set_default_dpm_table()
624 dpm_table->dpm_levels[0].enabled = true; in smu_v13_0_0_set_default_dpm_table()
638 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.fclk / 100; in smu_v13_0_0_set_default_dpm_table()
639 dpm_table->dpm_levels[0].enabled = true; in smu_v13_0_0_set_default_dpm_table()
[all …]
H A Daldebaran_ppt.h49 struct aldebaran_dpm_level dpm_levels[MAX_DPM_NUMBER]; member
H A Dsmu_v13_0_6_ppt.c1134 dpm_table->dpm_levels[0].value = gfxclkmin; in smu_v13_0_6_set_default_dpm_table()
1135 dpm_table->dpm_levels[0].enabled = true; in smu_v13_0_6_set_default_dpm_table()
1136 dpm_table->dpm_levels[1].value = gfxclkmax; in smu_v13_0_6_set_default_dpm_table()
1137 dpm_table->dpm_levels[1].enabled = true; in smu_v13_0_6_set_default_dpm_table()
1140 dpm_table->dpm_levels[0].value = pptable->MinGfxclkFrequency; in smu_v13_0_6_set_default_dpm_table()
1141 dpm_table->dpm_levels[0].enabled = true; in smu_v13_0_6_set_default_dpm_table()
1156 dpm_table->dpm_levels[i].value = in smu_v13_0_6_set_default_dpm_table()
1158 dpm_table->dpm_levels[i].enabled = true; in smu_v13_0_6_set_default_dpm_table()
1220 gfx_table->dpm_levels[SMU_13_0_6_UMD_PSTATE_GFXCLK_LEVEL].value; in smu_v13_0_6_populate_umd_state_clk()
1222 mem_table->dpm_levels[SMU_13_0_6_UMD_PSTATE_MCLK_LEVEL].value; in smu_v13_0_6_populate_umd_state_clk()
[all …]
/linux/drivers/gpu/drm/amd/pm/swsmu/smu11/
H A Dsienna_cichlid_ppt.c977 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.socclk / 100; in sienna_cichlid_set_default_dpm_table()
978 dpm_table->dpm_levels[0].enabled = true; in sienna_cichlid_set_default_dpm_table()
994 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.gfxclk / 100; in sienna_cichlid_set_default_dpm_table()
995 dpm_table->dpm_levels[0].enabled = true; in sienna_cichlid_set_default_dpm_table()
1011 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.uclk / 100; in sienna_cichlid_set_default_dpm_table()
1012 dpm_table->dpm_levels[0].enabled = true; in sienna_cichlid_set_default_dpm_table()
1028 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.fclk / 100; in sienna_cichlid_set_default_dpm_table()
1029 dpm_table->dpm_levels[0].enabled = true; in sienna_cichlid_set_default_dpm_table()
1050 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.vclk / 100; in sienna_cichlid_set_default_dpm_table()
1051 dpm_table->dpm_levels[0].enabled = true; in sienna_cichlid_set_default_dpm_table()
[all …]
H A Darcturus_ppt.c375 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.socclk / 100; in arcturus_set_default_dpm_table()
376 dpm_table->dpm_levels[0].enabled = true; in arcturus_set_default_dpm_table()
392 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.gfxclk / 100; in arcturus_set_default_dpm_table()
393 dpm_table->dpm_levels[0].enabled = true; in arcturus_set_default_dpm_table()
409 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.uclk / 100; in arcturus_set_default_dpm_table()
410 dpm_table->dpm_levels[0].enabled = true; in arcturus_set_default_dpm_table()
426 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.fclk / 100; in arcturus_set_default_dpm_table()
427 dpm_table->dpm_levels[0].enabled = true; in arcturus_set_default_dpm_table()
584 gfx_table->dpm_levels[ARCTURUS_UMD_PSTATE_GFXCLK_LEVEL].value; in arcturus_populate_umd_state_clk()
586 mem_table->dpm_levels[ARCTURUS_UMD_PSTATE_MCLK_LEVEL].value; in arcturus_populate_umd_state_clk()
[all …]
H A Dnavi10_ppt.c981 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.socclk / 100; in navi10_set_default_dpm_table()
982 dpm_table->dpm_levels[0].enabled = true; in navi10_set_default_dpm_table()
998 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.gfxclk / 100; in navi10_set_default_dpm_table()
999 dpm_table->dpm_levels[0].enabled = true; in navi10_set_default_dpm_table()
1015 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.uclk / 100; in navi10_set_default_dpm_table()
1016 dpm_table->dpm_levels[0].enabled = true; in navi10_set_default_dpm_table()
1032 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.vclk / 100; in navi10_set_default_dpm_table()
1033 dpm_table->dpm_levels[0].enabled = true; in navi10_set_default_dpm_table()
1049 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.dclk / 100; in navi10_set_default_dpm_table()
1050 dpm_table->dpm_levels[0].enabled = true; in navi10_set_default_dpm_table()
[all …]
H A Darcturus_ppt.h49 struct arcturus_dpm_level dpm_levels[MAX_DPM_NUMBER]; member
/linux/drivers/gpu/drm/radeon/
H A Dci_dpm.c2514 pi->dpm_table.sclk_table.dpm_levels[i].value, in ci_do_program_memory_timing_parameters()
2515 pi->dpm_table.mclk_table.dpm_levels[j].value, in ci_do_program_memory_timing_parameters()
2573 if (dpm_table->dpm_levels[i-1].enabled) in ci_get_dpm_level_enable_mask_value()
2591 (u8)dpm_table->pcie_speed_table.dpm_levels[i].value; in ci_populate_smc_link_level()
2593 r600_encode_pci_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1); in ci_populate_smc_link_level()
3248 dpm_table->sclk_table.dpm_levels[i].value, in ci_populate_all_graphic_levels()
3295 if (dpm_table->mclk_table.dpm_levels[i].value == 0) in ci_populate_all_memory_levels()
3298 dpm_table->mclk_table.dpm_levels[i].value, in ci_populate_all_memory_levels()
3340 dpm_table->dpm_levels[i].enabled = false; in ci_reset_single_dpm_table()
3346 dpm_table->dpm_levels[index].value = pcie_gen; in ci_setup_pcie_table_entry()
[all …]
H A Dci_dpm.h65 struct ci_dpm_level dpm_levels[MAX_REGULAR_DPM_NUMBER]; member
/linux/drivers/gpu/drm/amd/pm/swsmu/smu14/
H A Dsmu_v14_0_2_ppt.c475 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.socclk / 100; in smu_v14_0_2_set_default_dpm_table()
476 dpm_table->dpm_levels[0].enabled = true; in smu_v14_0_2_set_default_dpm_table()
499 (dpm_table->dpm_levels[dpm_table->count - 1].value > in smu_v14_0_2_set_default_dpm_table()
501 dpm_table->dpm_levels[dpm_table->count - 1].value = in smu_v14_0_2_set_default_dpm_table()
506 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.gfxclk / 100; in smu_v14_0_2_set_default_dpm_table()
507 dpm_table->dpm_levels[0].enabled = true; in smu_v14_0_2_set_default_dpm_table()
521 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.uclk / 100; in smu_v14_0_2_set_default_dpm_table()
522 dpm_table->dpm_levels[0].enabled = true; in smu_v14_0_2_set_default_dpm_table()
536 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.fclk / 100; in smu_v14_0_2_set_default_dpm_table()
537 dpm_table->dpm_levels[0].enabled = true; in smu_v14_0_2_set_default_dpm_table()
[all …]
/linux/drivers/gpu/drm/amd/pm/powerplay/smumgr/
H A Dfiji_smumgr.c838 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in fiji_populate_smc_link_level()
840 dpm_table->pcie_speed_table.dpm_levels[i].param1); in fiji_populate_smc_link_level()
1024 dpm_table->sclk_table.dpm_levels[i].value, in fiji_populate_all_graphic_levels()
1235 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in fiji_populate_all_memory_levels()
1239 dpm_table->mclk_table.dpm_levels[i].value, in fiji_populate_all_memory_levels()
1316 data->dpm_table.sclk_table.dpm_levels[0].value; in fiji_populate_smc_acpi_level()
1374 data->dpm_table.mclk_table.dpm_levels[0].value; in fiji_populate_smc_acpi_level()
1395 data->dpm_table.mclk_table.dpm_levels[0].value, in fiji_populate_smc_acpi_level()
1535 data->dpm_table.sclk_table.dpm_levels[i].value, in fiji_program_memory_timing_parameters()
1536 data->dpm_table.mclk_table.dpm_levels[j].value, in fiji_program_memory_timing_parameters()
H A Dpolaris10_smumgr.c827 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in polaris10_populate_smc_link_level()
829 dpm_table->pcie_speed_table.dpm_levels[i].param1); in polaris10_populate_smc_link_level()
1070 dpm_table->sclk_table.dpm_levels[i].value, in polaris10_populate_all_graphic_levels()
1084 dpm_table->sclk_table.dpm_levels[0].value, in polaris10_populate_all_graphic_levels()
1091 dividers.real_clock < dpm_table->sclk_table.dpm_levels[0].value ? in polaris10_populate_all_graphic_levels()
1224 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in polaris10_populate_all_memory_levels()
1228 dpm_table->mclk_table.dpm_levels[i].value, in polaris10_populate_all_memory_levels()
1340 data->dpm_table.mclk_table.dpm_levels[0].value, in polaris10_populate_smc_acpi_level()
1501 hw_data->dpm_table.sclk_table.dpm_levels[i].value, in polaris10_program_memory_timing_parameters()
1502 hw_data->dpm_table.mclk_table.dpm_levels[j].value, in polaris10_program_memory_timing_parameters()
[all …]
H A Diceland_smumgr.c774 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in iceland_populate_smc_link_level()
776 (uint8_t)encode_pcie_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1); in iceland_populate_smc_link_level()
982 dpm_table->sclk_table.dpm_levels[i].value, in iceland_populate_all_graphic_levels()
1362 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in iceland_populate_all_memory_levels()
1364 result = iceland_populate_single_memory_level(hwmgr, dpm_table->mclk_table.dpm_levels[i].value, in iceland_populate_all_memory_levels()
1624 (hwmgr, data->dpm_table.sclk_table.dpm_levels[i].value, in iceland_program_memory_timing_parameters()
1625 data->dpm_table.mclk_table.dpm_levels[j].value, in iceland_program_memory_timing_parameters()
1764 data->dpm_table.mclk_table.dpm_levels[i].value, in iceland_convert_mc_reg_table_to_smc()
H A Dvegam_smumgr.c581 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in vegam_populate_smc_link_level()
583 dpm_table->pcie_speed_table.dpm_levels[i].param1); in vegam_populate_smc_link_level()
891 dpm_table->sclk_table.dpm_levels[i].value, in vegam_populate_all_graphic_levels()
1050 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in vegam_populate_all_memory_levels()
1054 dpm_table->mclk_table.dpm_levels[i].value, in vegam_populate_all_memory_levels()
1290 hw_data->dpm_table.sclk_table.dpm_levels[i].value, in vegam_program_memory_timing_parameters()
1291 hw_data->dpm_table.mclk_table.dpm_levels[j].value, in vegam_program_memory_timing_parameters()
H A Dci_smumgr.c488 dpm_table->sclk_table.dpm_levels[i].value, in ci_populate_all_graphic_levels()
1007 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in ci_populate_smc_link_level()
1009 (uint8_t)encode_pcie_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1); in ci_populate_smc_link_level()
1317 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in ci_populate_all_memory_levels()
1319 result = ci_populate_single_memory_level(hwmgr, dpm_table->mclk_table.dpm_levels[i].value, in ci_populate_all_memory_levels()
1663 (hwmgr, data->dpm_table.sclk_table.dpm_levels[i].value, in ci_program_memory_timing_parameters()
1664 data->dpm_table.mclk_table.dpm_levels[j].value, in ci_program_memory_timing_parameters()
1799 data->dpm_table.mclk_table.dpm_levels[i].value, in ci_convert_mc_reg_table_to_smc()
H A Dtonga_smumgr.c517 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in tonga_populate_smc_link_level()
519 (uint8_t)encode_pcie_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1); in tonga_populate_smc_link_level()
712 dpm_table->sclk_table.dpm_levels[i].value, in tonga_populate_all_graphic_levels()
1108 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in tonga_populate_all_memory_levels()
1113 dpm_table->mclk_table.dpm_levels[i].value, in tonga_populate_all_memory_levels()
1500 (hwmgr, data->dpm_table.sclk_table.dpm_levels[i].value, in tonga_program_memory_timing_parameters()
1501 data->dpm_table.mclk_table.dpm_levels[j].value, in tonga_program_memory_timing_parameters()
2143 data->dpm_table.mclk_table.dpm_levels[i].value, in tonga_convert_mc_reg_table_to_smc()
/linux/drivers/gpu/drm/amd/pm/swsmu/inc/
H A Dsmu_v15_0.h78 struct smu_15_0_dpm_clk_level dpm_levels[MAX_DPM_LEVELS]; member
H A Damdgpu_smu.h322 struct smu_dpm_clk_level dpm_levels[SMU_MAX_DPM_LEVELS]; member
326 ((table)->count > 0 ? (table)->dpm_levels[0].value : 0)
329 ((table)->count > 0 ? (table)->dpm_levels[(table)->count - 1].value : 0)

12