Home
last modified time | relevance | path

Searched refs:bw (Results 1 – 25 of 274) sorted by relevance

1234567891011

/linux/drivers/net/wireless/broadcom/brcm80211/brcmutil/
H A Dd11.c28 static u16 d11n_bw(enum brcmu_chan_bw bw) in d11n_bw() argument
30 switch (bw) { in d11n_bw()
43 if (ch->bw == BRCMU_CHAN_BW_20) in brcmu_d11n_encchspec()
52 0, d11n_bw(ch->bw)); in brcmu_d11n_encchspec()
60 static u16 d11ac_bw(enum brcmu_chan_bw bw) in d11ac_bw() argument
62 switch (bw) { in d11ac_bw()
79 if (ch->bw == BRCMU_CHAN_BW_20 || ch->sb == BRCMU_CHAN_SB_NONE) in brcmu_d11ac_encchspec()
87 0, d11ac_bw(ch->bw)); in brcmu_d11ac_encchspec()
105 ch->bw = BRCMU_CHAN_BW_20; in brcmu_d11n_decchspec()
109 ch->bw = BRCMU_CHAN_BW_40; in brcmu_d11n_decchspec()
[all …]
/linux/net/ipv4/
H A Dtcp_bbr.c93 struct minmax bw; /* Max recent delivery rate in pkts/uS << 24 */ member
219 return minmax_get(&bbr->bw); in bbr_max_bw()
256 static unsigned long bbr_bw_to_pacing_rate(struct sock *sk, u32 bw, int gain) in bbr_bw_to_pacing_rate() argument
258 u64 rate = bw; in bbr_bw_to_pacing_rate()
270 u64 bw; in bbr_init_pacing_rate_from_rtt() local
279 bw = (u64)tcp_snd_cwnd(tp) * BW_UNIT; in bbr_init_pacing_rate_from_rtt()
280 do_div(bw, rtt_us); in bbr_init_pacing_rate_from_rtt()
282 bbr_bw_to_pacing_rate(sk, bw, bbr_high_gain)); in bbr_init_pacing_rate_from_rtt()
286 static void bbr_set_pacing_rate(struct sock *sk, u32 bw, int gain) in bbr_set_pacing_rate() argument
290 unsigned long rate = bbr_bw_to_pacing_rate(sk, bw, gain); in bbr_set_pacing_rate()
[all …]
H A Dtcp_yeah.c115 u64 bw; in tcp_yeah_cong_avoid() local
133 bw = tcp_snd_cwnd(tp); in tcp_yeah_cong_avoid()
134 bw *= rtt - yeah->vegas.baseRTT; in tcp_yeah_cong_avoid()
135 do_div(bw, rtt); in tcp_yeah_cong_avoid()
136 queue = bw; in tcp_yeah_cong_avoid()
/linux/drivers/gpu/drm/i915/display/
H A Dintel_bw.c159 unsigned int num_psf_gv_points = display->bw.max[0].num_psf_gv_points; in icl_qgv_points_mask()
160 unsigned int num_qgv_points = display->bw.max[0].num_qgv_points; in icl_qgv_points_mask()
463 int num_groups = ARRAY_SIZE(display->bw.max); in icl_get_bw_info()
479 struct intel_bw_info *bi = &display->bw.max[i]; in icl_get_bw_info()
491 int ct, bw; in icl_get_bw_info() local
501 bw = DIV_ROUND_UP(sp->dclk * clpchgroup * 32 * num_channels, ct); in icl_get_bw_info()
504 bw * (100 - sa->derating) / 100); in icl_get_bw_info()
535 int num_groups = ARRAY_SIZE(display->bw.max); in tgl_get_bw_info()
572 struct intel_bw_info *bi = &display->bw.max[i]; in tgl_get_bw_info()
580 bi_next = &display->bw.max[i + 1]; in tgl_get_bw_info()
[all …]
/linux/drivers/media/dvb-frontends/
H A Ddib7000m.c316 static int dib7000m_set_bandwidth(struct dib7000m_state *state, u32 bw) in dib7000m_set_bandwidth() argument
320 if (!bw) in dib7000m_set_bandwidth()
321 bw = 8000; in dib7000m_set_bandwidth()
324 state->current_bandwidth = bw; in dib7000m_set_bandwidth()
334 timf = timf * (bw / 50) / 160; in dib7000m_set_bandwidth()
382 … dib7000m_reset_pll_common(struct dib7000m_state *state, const struct dibx000_bandwidth_config *bw) in dib7000m_reset_pll_common() argument
384 dib7000m_write_word(state, 18, (u16) (((bw->internal*1000) >> 16) & 0xffff)); in dib7000m_reset_pll_common()
385 dib7000m_write_word(state, 19, (u16) ( (bw->internal*1000) & 0xffff)); in dib7000m_reset_pll_common()
386 dib7000m_write_word(state, 21, (u16) ( (bw->ifreq >> 16) & 0xffff)); in dib7000m_reset_pll_common()
387 dib7000m_write_word(state, 22, (u16) ( bw->ifreq & 0xffff)); in dib7000m_reset_pll_common()
[all …]
H A Ddib7000p.c368 static int dib7000p_set_bandwidth(struct dib7000p_state *state, u32 bw) in dib7000p_set_bandwidth() argument
373 state->current_bandwidth = bw; in dib7000p_set_bandwidth()
377 timf = state->cfg.bw->timf; in dib7000p_set_bandwidth()
383 timf = timf * (bw / 50) / 160; in dib7000p_set_bandwidth()
444 struct dibx000_bandwidth_config *bw = &state->cfg.bw[0]; in dib7000p_reset_pll() local
448 …dib7000p_write_word(state, 1856, (!bw->pll_reset << 13) | (bw->pll_range << 12) | (bw->pll_ratio <… in dib7000p_reset_pll()
453 dib7000p_write_word(state, 1857, dib7000p_read_word(state, 1857) | (!bw->pll_bypass << 15)); in dib7000p_reset_pll()
456 clk_cfg0 = (1 << 15) | ((bw->pll_ratio & 0x3f) << 9) | in dib7000p_reset_pll()
457 …(bw->modulo << 7) | (bw->ADClkSrc << 6) | (bw->IO_CLK_en_core << 5) | (bw->bypclk_div << 2) | (bw-… in dib7000p_reset_pll()
462 …dib7000p_write_word(state, 903, (bw->pll_prediv << 5) | (((bw->pll_ratio >> 6) & 0x3) << 3) | (bw-… in dib7000p_reset_pll()
[all …]
/linux/drivers/net/wireless/ath/ath11k/
H A Dreg.c501 u16 bw; in ath11k_reg_adjust_bw() local
506 bw = end_freq - start_freq; in ath11k_reg_adjust_bw()
507 bw = min_t(u16, bw, max_bw); in ath11k_reg_adjust_bw()
509 if (bw >= 80 && bw < 160) in ath11k_reg_adjust_bw()
510 bw = 80; in ath11k_reg_adjust_bw()
511 else if (bw >= 40 && bw < 80) in ath11k_reg_adjust_bw()
512 bw = 40; in ath11k_reg_adjust_bw()
513 else if (bw >= 20 && bw < 40) in ath11k_reg_adjust_bw()
514 bw = 20; in ath11k_reg_adjust_bw()
516 bw = 0; in ath11k_reg_adjust_bw()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/
H A Ddcn31_fpu.c502 context->bw_ctx.bw.dcn.clk.dcfclk_khz = dcfclk; // always should be vlevel 0 in dcn31_calculate_wm_and_dlg_fp()
523 …context->bw_ctx.bw.dcn.watermarks.a.urgent_ns = get_wm_urgent(&context->bw_ctx.dml, pipes, pipe_cn… in dcn31_calculate_wm_and_dlg_fp()
524 …context->bw_ctx.bw.dcn.watermarks.a.cstate_pstate.cstate_enter_plus_exit_ns = get_wm_stutter_enter… in dcn31_calculate_wm_and_dlg_fp()
525 …context->bw_ctx.bw.dcn.watermarks.a.cstate_pstate.cstate_exit_ns = get_wm_stutter_exit(&context->b… in dcn31_calculate_wm_and_dlg_fp()
526 …context->bw_ctx.bw.dcn.watermarks.a.cstate_pstate.pstate_change_ns = get_wm_dram_clock_change(&con… in dcn31_calculate_wm_and_dlg_fp()
527 …context->bw_ctx.bw.dcn.watermarks.a.cstate_pstate.cstate_enter_plus_exit_z8_ns = cstate_enter_plus… in dcn31_calculate_wm_and_dlg_fp()
528 …context->bw_ctx.bw.dcn.watermarks.a.cstate_pstate.cstate_exit_z8_ns = get_wm_z8_stutter_exit(&cont… in dcn31_calculate_wm_and_dlg_fp()
529 …context->bw_ctx.bw.dcn.watermarks.a.pte_meta_urgent_ns = get_wm_memory_trip(&context->bw_ctx.dml, … in dcn31_calculate_wm_and_dlg_fp()
530 …context->bw_ctx.bw.dcn.watermarks.a.frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(&context->b… in dcn31_calculate_wm_and_dlg_fp()
531 …context->bw_ctx.bw.dcn.watermarks.a.frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(&… in dcn31_calculate_wm_and_dlg_fp()
[all …]
/linux/drivers/media/usb/dvb-usb-v2/
H A Dmxl111sf-tuner.c79 u8 bw) in mxl111sf_calc_phy_tune_regs() argument
84 switch (bw) { in mxl111sf_calc_phy_tune_regs()
186 static int mxl1x1sf_tune_rf(struct dvb_frontend *fe, u32 freq, u8 bw) in mxl1x1sf_tune_rf() argument
193 mxl_dbg("(freq = %d, bw = 0x%x)", freq, bw); in mxl1x1sf_tune_rf()
206 reg_ctrl_array = mxl111sf_calc_phy_tune_regs(freq, bw); in mxl1x1sf_tune_rf()
268 u8 bw; in mxl111sf_tuner_set_params() local
275 bw = 0; /* ATSC */ in mxl111sf_tuner_set_params()
278 bw = 1; /* US CABLE */ in mxl111sf_tuner_set_params()
283 bw = 6; in mxl111sf_tuner_set_params()
286 bw = 7; in mxl111sf_tuner_set_params()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/resource/dce112/
H A Ddce112_resource.c906 &context->bw_ctx.bw.dce)) in dce112_validate_bandwidth()
914 if (memcmp(&dc->current_state->bw_ctx.bw.dce, in dce112_validate_bandwidth()
915 &context->bw_ctx.bw.dce, sizeof(context->bw_ctx.bw.dce))) { in dce112_validate_bandwidth()
929 context->bw_ctx.bw.dce.nbp_state_change_wm_ns[0].b_mark, in dce112_validate_bandwidth()
930 context->bw_ctx.bw.dce.nbp_state_change_wm_ns[0].a_mark, in dce112_validate_bandwidth()
931 context->bw_ctx.bw.dce.urgent_wm_ns[0].b_mark, in dce112_validate_bandwidth()
932 context->bw_ctx.bw.dce.urgent_wm_ns[0].a_mark, in dce112_validate_bandwidth()
933 context->bw_ctx.bw.dce.stutter_exit_wm_ns[0].b_mark, in dce112_validate_bandwidth()
934 context->bw_ctx.bw.dce.stutter_exit_wm_ns[0].a_mark, in dce112_validate_bandwidth()
935 context->bw_ctx.bw.dce.nbp_state_change_wm_ns[1].b_mark, in dce112_validate_bandwidth()
[all …]
/linux/drivers/net/wireless/ath/ath12k/
H A Dreg.c511 u16 bw; in ath12k_reg_adjust_bw() local
513 bw = end_freq - start_freq; in ath12k_reg_adjust_bw()
514 bw = min_t(u16, bw, max_bw); in ath12k_reg_adjust_bw()
516 if (bw >= 80 && bw < 160) in ath12k_reg_adjust_bw()
517 bw = 80; in ath12k_reg_adjust_bw()
518 else if (bw >= 40 && bw < 80) in ath12k_reg_adjust_bw()
519 bw = 40; in ath12k_reg_adjust_bw()
520 else if (bw < 40) in ath12k_reg_adjust_bw()
521 bw = 20; in ath12k_reg_adjust_bw()
523 return bw; in ath12k_reg_adjust_bw()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dml/calcs/
H A Ddcn_calcs.c566 context->bw_ctx.bw.dcn.watermarks.b.cstate_pstate.cstate_exit_ns =
568 context->bw_ctx.bw.dcn.watermarks.b.cstate_pstate.cstate_enter_plus_exit_ns =
570 context->bw_ctx.bw.dcn.watermarks.b.cstate_pstate.pstate_change_ns =
572 context->bw_ctx.bw.dcn.watermarks.b.pte_meta_urgent_ns = v->ptemeta_urgent_watermark * 1000;
573 context->bw_ctx.bw.dcn.watermarks.b.urgent_ns = v->urgent_watermark * 1000;
580 context->bw_ctx.bw.dcn.watermarks.c.cstate_pstate.cstate_exit_ns =
582 context->bw_ctx.bw.dcn.watermarks.c.cstate_pstate.cstate_enter_plus_exit_ns =
584 context->bw_ctx.bw.dcn.watermarks.c.cstate_pstate.pstate_change_ns =
586 context->bw_ctx.bw.dcn.watermarks.c.pte_meta_urgent_ns = v->ptemeta_urgent_watermark * 1000;
587 context->bw_ctx.bw.dcn.watermarks.c.urgent_ns = v->urgent_watermark * 1000;
[all …]
/linux/drivers/gpu/drm/amd/display/dc/resource/dce110/
H A Ddce110_resource.c985 &context->bw_ctx.bw.dce)) in dce110_validate_bandwidth()
995 if (memcmp(&dc->current_state->bw_ctx.bw.dce, in dce110_validate_bandwidth()
996 &context->bw_ctx.bw.dce, sizeof(context->bw_ctx.bw.dce))) { in dce110_validate_bandwidth()
1010 context->bw_ctx.bw.dce.nbp_state_change_wm_ns[0].b_mark, in dce110_validate_bandwidth()
1011 context->bw_ctx.bw.dce.nbp_state_change_wm_ns[0].a_mark, in dce110_validate_bandwidth()
1012 context->bw_ctx.bw.dce.urgent_wm_ns[0].b_mark, in dce110_validate_bandwidth()
1013 context->bw_ctx.bw.dce.urgent_wm_ns[0].a_mark, in dce110_validate_bandwidth()
1014 context->bw_ctx.bw.dce.stutter_exit_wm_ns[0].b_mark, in dce110_validate_bandwidth()
1015 context->bw_ctx.bw.dce.stutter_exit_wm_ns[0].a_mark, in dce110_validate_bandwidth()
1016 context->bw_ctx.bw.dce.nbp_state_change_wm_ns[1].b_mark, in dce110_validate_bandwidth()
[all …]
/linux/net/wireless/
H A Dutil.c1277 bitrate = (rate->bw == RATE_INFO_BW_40) ? 13500000 : 6500000; in cfg80211_calculate_bitrate_ht()
1458 switch (rate->bw) { in cfg80211_calculate_bitrate_vht()
1486 rate->bw, rate->mcs, rate->nss); in cfg80211_calculate_bitrate_vht()
1530 if (rate->bw == RATE_INFO_BW_160 || in cfg80211_calculate_bitrate_he()
1531 (rate->bw == RATE_INFO_BW_HE_RU && in cfg80211_calculate_bitrate_he()
1534 else if (rate->bw == RATE_INFO_BW_80 || in cfg80211_calculate_bitrate_he()
1535 (rate->bw == RATE_INFO_BW_HE_RU && in cfg80211_calculate_bitrate_he()
1538 else if (rate->bw == RATE_INFO_BW_40 || in cfg80211_calculate_bitrate_he()
1539 (rate->bw == RATE_INFO_BW_HE_RU && in cfg80211_calculate_bitrate_he()
1542 else if (rate->bw == RATE_INFO_BW_20 || in cfg80211_calculate_bitrate_he()
[all …]
/linux/drivers/net/wireless/realtek/rtw88/
H A Drtw8814a.c113 efuse->hw_cap.bw = BIT(RTW_CHANNEL_WIDTH_20) | in rtw8814a_init_hwcap()
125 efuse->hw_cap.hci, efuse->hw_cap.bw, efuse->hw_cap.ptcl, in rtw8814a_init_hwcap()
549 static void rtw8814a_set_bw_reg_adc(struct rtw_dev *rtwdev, u8 bw) in rtw8814a_set_bw_reg_adc() argument
553 if (bw == RTW_CHANNEL_WIDTH_20) in rtw8814a_set_bw_reg_adc()
555 else if (bw == RTW_CHANNEL_WIDTH_40) in rtw8814a_set_bw_reg_adc()
557 else if (bw == RTW_CHANNEL_WIDTH_80) in rtw8814a_set_bw_reg_adc()
563 static void rtw8814a_set_bw_reg_agc(struct rtw_dev *rtwdev, u8 new_band, u8 bw) in rtw8814a_set_bw_reg_agc() argument
567 if (bw == RTW_CHANNEL_WIDTH_20) { in rtw8814a_set_bw_reg_agc()
569 } else if (bw == RTW_CHANNEL_WIDTH_40) { in rtw8814a_set_bw_reg_agc()
574 } else if (bw == RTW_CHANNEL_WIDTH_80) { in rtw8814a_set_bw_reg_agc()
[all …]
/linux/drivers/media/tuners/
H A Dmxl5007t.c374 enum mxl5007t_bw_mhz bw) in mxl5007t_set_bw_bits() argument
378 switch (bw) { in mxl5007t_set_bw_bits()
398 u32 rf_freq, enum mxl5007t_bw_mhz bw) in mxl5007t_calc_rf_tune_regs() argument
407 mxl5007t_set_bw_bits(state, bw); in mxl5007t_calc_rf_tune_regs()
521 enum mxl5007t_bw_mhz bw) in mxl5007t_tuner_rf_tune() argument
527 rf_tune_regs = mxl5007t_calc_rf_tune_regs(state, rf_freq_hz, bw); in mxl5007t_tuner_rf_tune()
595 enum mxl5007t_bw_mhz bw; in mxl5007t_set_params() local
603 bw = MxL_BW_6MHz; in mxl5007t_set_params()
607 bw = MxL_BW_6MHz; in mxl5007t_set_params()
614 bw = MxL_BW_6MHz; in mxl5007t_set_params()
[all …]
/linux/include/net/
H A Dregulatory.h225 #define REG_RULE_EXT(start, end, bw, gain, eirp, dfs_cac, reg_flags) \ argument
229 .freq_range.max_bandwidth_khz = MHZ_TO_KHZ(bw), \
236 #define REG_RULE(start, end, bw, gain, eirp, reg_flags) \ argument
237 REG_RULE_EXT(start, end, bw, gain, eirp, 0, reg_flags)
/linux/drivers/net/wireless/ath/carl9170/
H A Dphy.c967 u32 freq, enum carl9170_bw bw) in carl9170_init_rf_bank4_pwr() argument
975 switch (bw) { in carl9170_init_rf_bank4_pwr()
1036 enum carl9170_bw bw) in carl9170_get_hw_dyn_params() argument
1052 return &carl9170_phy_freq_params[chanidx].params[bw]; in carl9170_get_hw_dyn_params()
1260 enum carl9170_bw bw, struct ar9170_calctl_edges edges[]) in carl9170_get_heavy_clip() argument
1271 if (bw == CARL9170_BW_40_BELOW || bw == CARL9170_BW_40_ABOVE) in carl9170_get_heavy_clip()
1291 static void carl9170_calc_ctl(struct ar9170 *ar, u32 freq, enum carl9170_bw bw) in carl9170_calc_ctl() argument
1366 freq, bw, EDGES(ctl_idx, 1)); in carl9170_calc_ctl()
1372 if (bw == CARL9170_BW_40_BELOW) in carl9170_calc_ctl()
1429 enum carl9170_bw bw) in carl9170_set_power_cal() argument
[all …]
/linux/drivers/net/wireless/mediatek/mt7601u/
H A Dphy.c246 int bw = FIELD_GET(MT_RXWI_RATE_BW, rate); in mt7601u_phy_get_rssi() local
255 val -= lna[aux_lna][bw][lna_id]; in mt7601u_phy_get_rssi()
278 if (dev->bw != MT_BW_20) in mt7601u_set_bw_filter()
296 t = &bbp_mode_table[dev->temp_mode][dev->bw]; in mt7601u_load_bbp_temp_table_bw()
319 t[dev->bw].regs, t[dev->bw].n); in mt7601u_bbp_temp()
326 if (hw_chan != 14 || dev->bw != MT_BW_20) { in mt7601u_apply_ch14_fixup()
377 u8 bw; in __mt7601u_phy_set_channel() local
380 bw = MT_BW_20; in __mt7601u_phy_set_channel()
385 bw = MT_BW_40; in __mt7601u_phy_set_channel()
395 if (bw != dev->bw || chan_ext_below != dev->chan_ext_below) { in __mt7601u_phy_set_channel()
[all …]
/linux/drivers/net/ethernet/intel/ice/
H A Dice_sched.c3087 static void ice_set_clear_cir_bw(struct ice_bw_type_info *bw_t_info, u32 bw) in ice_set_clear_cir_bw() argument
3089 if (bw == ICE_SCHED_DFLT_BW) { in ice_set_clear_cir_bw()
3091 bw_t_info->cir_bw.bw = 0; in ice_set_clear_cir_bw()
3095 bw_t_info->cir_bw.bw = bw; in ice_set_clear_cir_bw()
3106 static void ice_set_clear_eir_bw(struct ice_bw_type_info *bw_t_info, u32 bw) in ice_set_clear_eir_bw() argument
3108 if (bw == ICE_SCHED_DFLT_BW) { in ice_set_clear_eir_bw()
3110 bw_t_info->eir_bw.bw = 0; in ice_set_clear_eir_bw()
3120 bw_t_info->eir_bw.bw = bw; in ice_set_clear_eir_bw()
3131 static void ice_set_clear_shared_bw(struct ice_bw_type_info *bw_t_info, u32 bw) in ice_set_clear_shared_bw() argument
3133 if (bw == ICE_SCHED_DFLT_BW) { in ice_set_clear_shared_bw()
[all …]
/linux/drivers/memory/samsung/
H A Dexynos-srom.c72 u32 cs, bw; in exynos_srom_configure_bank() local
90 bw = readl_relaxed(srom->reg_base + EXYNOS_SROM_BW); in exynos_srom_configure_bank()
91 bw = (bw & ~(EXYNOS_SROM_BW__CS_MASK << bank)) | (cs << bank); in exynos_srom_configure_bank()
92 writel_relaxed(bw, srom->reg_base + EXYNOS_SROM_BW); in exynos_srom_configure_bank()
/linux/net/mac80211/
H A Dairtime.c511 int bw, streams; in ieee80211_get_rate_duration() local
515 switch (status->bw) { in ieee80211_get_rate_duration()
517 bw = BW_20; in ieee80211_get_rate_duration()
520 bw = BW_40; in ieee80211_get_rate_duration()
523 bw = BW_80; in ieee80211_get_rate_duration()
526 bw = BW_160; in ieee80211_get_rate_duration()
529 bw = BW_320; in ieee80211_get_rate_duration()
540 group = VHT_GROUP_IDX(streams, sgi, bw); in ieee80211_get_rate_duration()
545 group = HT_GROUP_IDX(streams, sgi, bw); in ieee80211_get_rate_duration()
550 group = HE_GROUP_IDX(streams, status->he_gi, bw); in ieee80211_get_rate_duration()
[all …]
/linux/arch/x86/include/asm/shared/
H A Dio.h7 #define BUILDIO(bwl, bw, type) \ argument
10 asm volatile("out" #bwl " %" #bw "0, %w1" \
17 asm volatile("in" #bwl " %w1, %" #bw "0" \
/linux/drivers/net/wireless/broadcom/brcm80211/brcmsmac/
H A Drate.h137 u32 bw = rspec_get_bw(rspec); in rspec_is40mhz() local
139 return bw == PHY_TXC1_BW_40MHZ || bw == PHY_TXC1_BW_40MHZ_DUP; in rspec_is40mhz()
236 bool mcsallow, u8 bw, u8 txstreams);
243 void brcms_c_rateset_bw_mcs_filter(struct brcms_c_rateset *rateset, u8 bw);
/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_clk_mgr.c227 if (context->bw_ctx.bw.dce.dispclk_khz > in dce_get_required_clocks_state()
237 < context->bw_ctx.bw.dce.dispclk_khz) in dce_get_required_clocks_state()
619 context->bw_ctx.bw.dce.all_displays_in_sync; in dce11_pplib_apply_display_requirements()
621 context->bw_ctx.bw.dce.nbp_state_change_enable == false; in dce11_pplib_apply_display_requirements()
623 context->bw_ctx.bw.dce.cpuc_state_change_enable == false; in dce11_pplib_apply_display_requirements()
625 context->bw_ctx.bw.dce.cpup_state_change_enable == false; in dce11_pplib_apply_display_requirements()
627 context->bw_ctx.bw.dce.blackout_recovery_time_us; in dce11_pplib_apply_display_requirements()
629 pp_display_cfg->min_memory_clock_khz = context->bw_ctx.bw.dce.yclk_khz in dce11_pplib_apply_display_requirements()
634 context->bw_ctx.bw.dce.sclk_khz); in dce11_pplib_apply_display_requirements()
647 = context->bw_ctx.bw.dce.sclk_deep_sleep_khz; in dce11_pplib_apply_display_requirements()
[all …]

1234567891011