Home
last modified time | relevance | path

Searched refs:_hw (Results 1 – 25 of 152) sorted by relevance

1234567

/linux/drivers/clk/stm32/
H A Dclk-stm32-core.h98 #define to_clk_stm32_mux(_hw) container_of(_hw, struct clk_stm32_mux, hw) argument
108 #define to_clk_stm32_gate(_hw) container_of(_hw, struct clk_stm32_gate, hw) argument
118 #define to_clk_stm32_divider(_hw) container_of(_hw, struct clk_stm32_div, hw) argument
130 #define to_clk_stm32_composite(_hw) container_of(_hw, struct clk_stm32_composite, hw) argument
/linux/drivers/clk/qcom/
H A Dclk-krait.h24 #define to_krait_mux_clk(_hw) container_of(_hw, struct krait_mux_clk, hw) argument
37 #define to_krait_div2_clk(_hw) container_of(_hw, struct krait_div2_clk, hw) argument
H A Dclk-branch.h118 #define to_clk_branch(_hw) \ argument
119 container_of(to_clk_regmap(_hw), struct clk_branch, clkr)
121 #define to_clk_mem_branch(_hw) \ argument
122 container_of(to_clk_branch(_hw), struct clk_mem_branch, branch)
H A Dclk-hfpll.h40 #define to_clk_hfpll(_hw) \ argument
41 container_of(to_clk_regmap(_hw), struct clk_hfpll, clkr)
H A Dclk-pll.h59 #define to_clk_pll(_hw) container_of(to_clk_regmap(_hw), struct clk_pll, clkr) argument
/linux/drivers/clk/tegra/
H A Dclk.h85 #define to_clk_sync_source(_hw) \ argument
86 container_of(_hw, struct tegra_clk_sync_source, hw)
126 #define to_clk_frac_div(_hw) container_of(_hw, struct tegra_clk_frac_div, hw) argument
385 #define to_clk_pll(_hw) container_of(_hw, struct tegra_clk_pll, hw) argument
515 #define to_clk_pll_out(_hw) container_of(_hw, struct tegra_clk_pll_out, hw) argument
571 #define to_clk_periph_gate(_hw) \ argument
572 container_of(_hw, struct tegra_clk_periph_gate, hw)
628 #define to_clk_periph(_hw) container_of(_hw, struct tegra_clk_periph, hw) argument
750 #define to_clk_super_mux(_hw) container_of(_hw, struct tegra_clk_super_mux, hw) argument
791 #define to_clk_sdmmc_mux(_hw) container_of(_hw, struct tegra_sdmmc_mux, hw) argument
/linux/drivers/clk/baikal-t1/
H A Dccu-pll.h61 #define to_ccu_pll(_hw) container_of(_hw, struct ccu_pll, hw) argument
H A Dccu-div.h110 #define to_ccu_div(_hw) container_of(_hw, struct ccu_div, hw) argument
/linux/drivers/clk/microchip/
H A Dclk-mpfs.c70 #define to_mpfs_msspll_clk(_hw) container_of(_hw, struct mpfs_msspll_hw_clock, hw) argument
80 #define to_mpfs_msspll_out_clk(_hw) container_of(_hw, struct mpfs_msspll_out_hw_clock, hw) argument
97 #define to_mpfs_cfg_clk(_hw) container_of(_hw, struct mpfs_cfg_hw_clock, hw) argument
111 #define to_mpfs_periph_clk(_hw) container_of(_hw, struct mpfs_periph_hw_clock, hw) argument
H A Dclk-core.c95 #define clkhw_to_pbclk(_hw) container_of(_hw, struct pic32_periph_clk, hw) argument
247 #define clkhw_to_refosc(_hw) container_of(_hw, struct pic32_ref_osc, hw) argument
586 #define clkhw_to_spll(_hw) container_of(_hw, struct pic32_sys_pll, hw) argument
770 #define clkhw_to_sys_clk(_hw) container_of(_hw, struct pic32_sys_clk, hw) argument
965 #define clkhw_to_sosc(_hw) container_of(_hw, struct pic32_sec_osc, hw) argument
/linux/drivers/clk/
H A Dclk-aspeed.h56 #define to_aspeed_clk_gate(_hw) container_of(_hw, struct aspeed_clk_gate, hw) argument
H A Dclk-stm32h7.c429 #define to_timer_ker(_hw) container_of(_hw, struct timer_ker, hw) argument
693 #define to_pll(_hw) container_of(_hw, struct stm32_pll_obj, hw) argument
698 struct clk_hw *_hw = &clk_elem->rgate.gate.hw; in pll_is_enabled() local
700 __clk_hw_set_clk(_hw, hw); in pll_is_enabled()
702 return ready_gate_clk_ops.is_enabled(_hw); in pll_is_enabled()
708 struct clk_hw *_hw = &clk_elem->rgate.gate.hw; in pll_enable() local
710 __clk_hw_set_clk(_hw, hw); in pll_enable()
712 return ready_gate_clk_ops.enable(_hw); in pll_enable()
718 struct clk_hw *_hw = &clk_elem->rgate.gate.hw; in pll_disable() local
720 __clk_hw_set_clk(_hw, hw); in pll_disable()
[all …]
/linux/drivers/clk/davinci/
H A Dda8xx-cfgchip.c39 #define to_da8xx_cfgchip_gate_clk(_hw) \ argument
40 container_of((_hw), struct da8xx_cfgchip_gate_clk, hw)
210 #define to_da8xx_cfgchip_mux_clk(_hw) \ argument
211 container_of((_hw), struct da8xx_cfgchip_mux_clk, hw)
353 #define to_da8xx_usb0_clk48(_hw) \ argument
354 container_of((_hw), struct da8xx_usb0_clk48, hw)
546 #define to_da8xx_usb1_clk48(_hw) \ argument
547 container_of((_hw), struct da8xx_usb1_clk48, hw)
/linux/drivers/clk/x86/
H A Dclk-cgu.c20 #define to_lgm_clk_mux(_hw) container_of(_hw, struct lgm_clk_mux, hw) argument
21 #define to_lgm_clk_divider(_hw) container_of(_hw, struct lgm_clk_divider, hw) argument
22 #define to_lgm_clk_gate(_hw) container_of(_hw, struct lgm_clk_gate, hw) argument
23 #define to_lgm_clk_ddiv(_hw) container_of(_hw, struct lgm_clk_ddiv, hw) argument
/linux/drivers/clk/ti/
H A Dclock.h24 #define to_clk_omap_divider(_hw) container_of(_hw, struct clk_omap_divider, hw) argument
37 #define to_clk_omap_mux(_hw) container_of(_hw, struct clk_omap_mux, hw) argument
/linux/drivers/clk/uniphier/
H A Dclk-uniphier-gate.c20 #define to_uniphier_clk_gate(_hw) \ argument
21 container_of(_hw, struct uniphier_clk_gate, hw)
H A Dclk-uniphier-mux.c21 #define to_uniphier_clk_mux(_hw) container_of(_hw, struct uniphier_clk_mux, hw) argument
H A Dclk-uniphier-cpugear.c25 #define to_uniphier_clk_cpugear(_hw) \ argument
26 container_of(_hw, struct uniphier_clk_cpugear, hw)
/linux/drivers/clk/ux500/
H A Dclk-prcmu.c16 #define to_clk_prcmu(_hw) container_of(_hw, struct clk_prcmu, hw) argument
17 #define to_clk_prcmu_clkout(_hw) container_of(_hw, struct clk_prcmu_clkout, hw) argument
/linux/drivers/clk/spear/
H A Dclk-vco-pll.c62 #define to_clk_vco(_hw) container_of(_hw, struct clk_vco, hw) argument
63 #define to_clk_pll(_hw) container_of(_hw, struct clk_pll, hw) argument
/linux/drivers/clk/mxs/
H A Dclk-pll.c30 #define to_clk_pll(_hw) container_of(_hw, struct clk_pll, hw) argument
/linux/drivers/clk/zynqmp/
H A Dclk-gate-zynqmp.c26 #define to_zynqmp_clk_gate(_hw) container_of(_hw, struct zynqmp_clk_gate, hw) argument
H A Dclk-mux-zynqmp.c35 #define to_zynqmp_clk_mux(_hw) container_of(_hw, struct zynqmp_clk_mux, hw) argument
/linux/drivers/clk/rockchip/
H A Dclk-muxgrf.c19 #define to_muxgrf_clock(_hw) container_of(_hw, struct rockchip_muxgrf_clock, hw) argument
H A Dclk-inverter.c21 #define to_inv_clock(_hw) container_of(_hw, struct rockchip_inv_clock, hw) argument

1234567