Home
last modified time | relevance | path

Searched refs:YCLK_POST_DIV (Results 1 – 16 of 16) sorted by relevance

/linux/drivers/gpu/drm/radeon/
H A Drv740d.h52 #define YCLK_POST_DIV(x) ((x) << 17) macro
H A Drv740_dpm.c216 mpll_ad_func_cntl |= YCLK_POST_DIV(dividers.post_div); in rv740_populate_mclk_value()
233 mpll_dq_func_cntl |= YCLK_POST_DIV(dividers.post_div); in rv740_populate_mclk_value()
H A Drv770d.h125 #define YCLK_POST_DIV(x) ((x) << 17) macro
H A Dnid.h567 #define YCLK_POST_DIV(x) ((x) << 17) macro
H A Dcypress_dpm.c519 mpll_ad_func_cntl |= YCLK_POST_DIV(dividers.post_div); in cypress_populate_mclk_value()
536 mpll_dq_func_cntl |= YCLK_POST_DIV(dividers.post_div); in cypress_populate_mclk_value()
H A Dsid.h624 #define YCLK_POST_DIV(x) ((x) << 0) macro
H A Dcikd.h747 #define YCLK_POST_DIV(x) ((x) << 0) macro
H A Drv770_dpm.c435 mpll_ad_func_cntl |= YCLK_POST_DIV(postdiv_yclk); in rv770_populate_mclk_value()
463 mpll_dq_func_cntl |= YCLK_POST_DIV(postdiv_yclk); in rv770_populate_mclk_value()
H A Devergreend.h105 #define YCLK_POST_DIV(x) ((x) << 17) macro
H A Dni_dpm.c2203 mpll_ad_func_cntl |= YCLK_POST_DIV(dividers.post_div); in ni_populate_mclk_value()
2220 mpll_dq_func_cntl |= YCLK_POST_DIV(dividers.post_div); in ni_populate_mclk_value()
H A Dci_dpm.c2775 mpll_ad_func_cntl |= YCLK_POST_DIV(mpll_param.post_div); in ci_calculate_mclk_params()
2780 YCLK_POST_DIV(mpll_param.post_div); in ci_calculate_mclk_params()
H A Dsi_dpm.c4843 mpll_ad_func_cntl |= YCLK_POST_DIV(mpll_param.post_div); in si_populate_mclk_value()
4848 YCLK_POST_DIV(mpll_param.post_div); in si_populate_mclk_value()
/linux/drivers/gpu/drm/amd/pm/powerplay/smumgr/
H A Diceland_smumgr.c1085 MPLL_AD_FUNC_CNTL, YCLK_POST_DIV, mpll_param.mpll_post_divider); in iceland_calculate_mclk_params()
1092 MPLL_DQ_FUNC_CNTL, YCLK_POST_DIV, mpll_param.mpll_post_divider); in iceland_calculate_mclk_params()
H A Dci_smumgr.c1060 MPLL_AD_FUNC_CNTL, YCLK_POST_DIV, mpll_param.mpll_post_divider); in ci_calculate_mclk_params()
1066 MPLL_DQ_FUNC_CNTL, YCLK_POST_DIV, mpll_param.mpll_post_divider); in ci_calculate_mclk_params()
H A Dtonga_smumgr.c834 MPLL_AD_FUNC_CNTL, YCLK_POST_DIV, in tonga_calculate_mclk_params()
843 MPLL_DQ_FUNC_CNTL, YCLK_POST_DIV, in tonga_calculate_mclk_params()
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dsid.h625 #define YCLK_POST_DIV(x) ((x) << 0) macro