/linux/drivers/gpu/drm/i915/gvt/ |
H A D | mmio_context.c | 58 {RCS0, RING_MODE_GEN7(RENDER_RING_BASE), 0xffff, false}, /* 0x229c */ 59 {RCS0, GEN9_CTX_PREEMPT_REG, 0x0, false}, /* 0x2248 */ 60 {RCS0, HWSTAM, 0x0, false}, /* 0x2098 */ 61 {RCS0, INSTPM, 0xffff, true}, /* 0x20c0 */ 62 {RCS0, RING_FORCE_TO_NONPRIV(RENDER_RING_BASE, 0), 0, false}, /* 0x24d0 */ 63 {RCS0, RING_FORCE_TO_NONPRIV(RENDER_RING_BASE, 1), 0, false}, /* 0x24d4 */ 64 {RCS0, RING_FORCE_TO_NONPRIV(RENDER_RING_BASE, 2), 0, false}, /* 0x24d8 */ 65 {RCS0, RING_FORCE_TO_NONPRIV(RENDER_RING_BASE, 3), 0, false}, /* 0x24dc */ 66 {RCS0, RING_FORCE_TO_NONPRIV(RENDER_RING_BASE, 4), 0, false}, /* 0x24e0 */ 67 {RCS0, RING_FORCE_TO_NONPRIV(RENDER_RING_BASE, 5), 0, false}, /* 0x24e4 */ [all …]
|
H A D | execlist.c | 49 [RCS0] = RCS_AS_CONTEXT_SWITCH,
|
H A D | cmd_parser.c | 426 #define R_RCS BIT(RCS0) 598 [RCS0] = { 1052 if (IS_BROADWELL(s->engine->i915) && s->engine->id != RCS0) { in cmd_handler_lri() 1153 [RCS0] = {
|
H A D | handlers.c | 335 engine_mask |= BIT(RCS0); in gdrst_mmio_write() 2098 id = RCS0; in gvt_reg_tlb_control_handler()
|
/linux/drivers/gpu/drm/i915/ |
H A D | i915_pci.c | 87 .platform_engine_mask = BIT(RCS0), \ 102 .platform_engine_mask = BIT(RCS0), \ 134 .platform_engine_mask = BIT(RCS0), \ 197 .platform_engine_mask = BIT(RCS0), \ 225 .platform_engine_mask = BIT(RCS0) | BIT(VCS0), 233 .platform_engine_mask = BIT(RCS0) | BIT(VCS0), 239 .platform_engine_mask = BIT(RCS0) | BIT(VCS0), \ 265 .platform_engine_mask = BIT(RCS0) | BIT(VCS0) | BIT(BCS0), \ 313 .platform_engine_mask = BIT(RCS0) | BIT(VCS0) | BIT(BCS0), \ 380 .platform_engine_mask = BIT(RCS0) | BIT(VCS0) | BIT(BCS0), [all …]
|
H A D | i915_irq.c | 949 intel_engine_cs_irq(to_gt(dev_priv)->engine[RCS0], iir); in i915_irq_handler() 1070 intel_engine_cs_irq(to_gt(dev_priv)->engine[RCS0], in i965_irq_handler()
|
H A D | i915_drv.h | 612 ENGINE_INSTANCES_MASK(gt, RCS0, I915_MAX_RCS)
|
H A D | i915_gpu_error.c | 1302 case RCS0: in engine_record_registers()
|
/linux/drivers/gpu/drm/i915/selftests/ |
H A D | mock_gem_device.c | 233 to_gt(i915)->engine[RCS0] = mock_engine(i915, "mock", RCS0); in mock_gem_device() 234 if (!to_gt(i915)->engine[RCS0]) in mock_gem_device() 237 if (mock_engine_init(to_gt(i915)->engine[RCS0])) in mock_gem_device()
|
/linux/drivers/gpu/drm/i915/gt/ |
H A D | selftest_engine_cs.c | 151 if (GRAPHICS_VER(engine->i915) < 7 && engine->id != RCS0) in perf_mi_bb_start() 279 if (GRAPHICS_VER(engine->i915) < 7 && engine->id != RCS0) in perf_mi_noop()
|
H A D | selftest_gt_pm.c | 104 if (GRAPHICS_VER(engine->i915) < 7 && engine->id != RCS0) in live_gt_clocks()
|
H A D | intel_engine_cs.c | 64 [RCS0] = { 402 [RCS0] = GEN11_GRDOM_RENDER, in get_reset_domain() 435 [RCS0] = GEN6_GRDOM_RENDER, in get_reset_domain() 1704 [RCS0] = MSG_IDLE_CS, in __cs_pending_mi_force_wakes() 1787 if (engine->id != RCS0) in intel_engine_get_instdone() 1821 if (engine->id != RCS0) in intel_engine_get_instdone() 1833 if (engine->id == RCS0) in intel_engine_get_instdone()
|
H A D | intel_engine_user.c | 165 [RENDER_CLASS] = { RCS0, 1 }, in legacy_ring_idx()
|
H A D | intel_engine_types.h | 112 RCS0 = 0, enumerator
|
H A D | intel_ring_submission.c | 94 case RCS0: in set_hwsp() 971 GEM_BUG_ON(engine->id != RCS0); in switch_context()
|
H A D | intel_mocs.c | 570 [RCS0] = __GEN9_RCS0_MOCS0, in mocs_offset()
|
H A D | gen8_engine_cs.c | 171 case RCS0: in gen12_get_aux_inv_reg()
|
H A D | intel_execlists_submission.c | 3493 [RCS0] = GEN8_RCS_IRQ_SHIFT, in logical_ring_default_irqs()
|
/linux/drivers/gpu/drm/i915/gem/ |
H A D | i915_gem_execbuffer.c | 2225 if (GRAPHICS_VER(rq->i915) != 7 || rq->engine->id != RCS0) { in i915_reset_gen7_sol_offsets() 2472 [I915_EXEC_DEFAULT] = RCS0, 2473 [I915_EXEC_RENDER] = RCS0,
|
/linux/drivers/gpu/drm/i915/display/ |
H A D | intel_overlay.c | 1406 engine = to_gt(dev_priv)->engine[RCS0]; in intel_overlay_setup()
|