Home
last modified time | relevance | path

Searched refs:PIC (Results 1 – 25 of 36) sorted by relevance

12

/linux/Documentation/translations/zh_TW/arch/loongarch/
H A Dirq-chip-model.rst15 HTVECINTC(Hyper-Transport Vector Interrupt Controller)、PCH-PIC(LS7A芯片組的主中
19 全局中斷控制器(每個芯片一個,所有核共享),而PCH-PIC/PCH-LPC/PCH-MSI是CPU外部的中
27 CPU串口(UARTs)中斷髮送到LIOINTC,而其他所有設備的中斷則分別發送到所連接的PCH-PIC/
46 | PCH-PIC | | PCH-MSI |
63 CPU串口(UARTs)中斷髮送到LIOINTC,而其他所有設備的中斷則分別發送到所連接的PCH-PIC/
77 | PCH-PIC | | PCH-MSI |
117 PCH-PIC::
156 - PCH-PIC/PCH-MSI:即《龍芯7A1000橋片用戶手冊》第5章所描述的“中斷控制器”;
/linux/arch/powerpc/boot/dts/
H A Dep8248e.dts72 interrupt-parent = <&PIC>;
77 interrupt-parent = <&PIC>;
135 interrupt-parent = <&PIC>;
148 interrupt-parent = <&PIC>;
161 interrupt-parent = <&PIC>;
174 interrupt-parent = <&PIC>;
186 interrupt-parent = <&PIC>;
192 PIC: interrupt-controller@10c00 { label
H A Dmgcoge.dts140 interrupt-parent = <&PIC>;
153 interrupt-parent = <&PIC>;
164 interrupt-parent = <&PIC>;
194 interrupt-parent = <&PIC>;
207 interrupt-parent = <&PIC>;
218 interrupt-parent = <&PIC>;
226 interrupt-parent = <&PIC>;
246 PIC: interrupt-controller@10c00 { label
H A Dmpc885ads.dts32 interrupt-parent = <&PIC>;
103 interrupt-parent = <&PIC>;
115 interrupt-parent = <&PIC>;
120 PIC: interrupt-controller@0 { label
134 interrupt-parent = <&PIC>;
171 interrupt-parent = <&PIC>;
228 interrupt-parent = <&PIC>;
H A Dtqm8xx.dts39 interrupt-parent = <&PIC>;
73 interrupt-parent = <&PIC>;
85 interrupt-parent = <&PIC>;
115 interrupt-parent = <&PIC>;
120 PIC: pic@0 { label
161 interrupt-parent = <&PIC>;
H A Dep88xc.dts32 interrupt-parent = <&PIC>;
98 interrupt-parent = <&PIC>;
110 interrupt-parent = <&PIC>;
115 PIC: interrupt-controller@0 { label
129 interrupt-parent = <&PIC>;
165 interrupt-parent = <&PIC>;
H A Dadder875-redboot.dts37 interrupt-parent = <&PIC>;
100 interrupt-parent = <&PIC>;
112 interrupt-parent = <&PIC>;
117 PIC: interrupt-controller@0 { label
156 interrupt-parent = <&PIC>;
H A Dadder875-uboot.dts37 interrupt-parent = <&PIC>;
99 interrupt-parent = <&PIC>;
111 interrupt-parent = <&PIC>;
116 PIC: interrupt-controller@0 { label
155 interrupt-parent = <&PIC>;
H A Dmpc866ads.dts32 interrupt-parent = <&PIC>;
83 interrupt-parent = <&PIC>;
88 PIC: pic@0 { label
129 interrupt-parent = <&PIC>;
H A Dgamecube.dts50 interrupt-parent = <&PIC>;
62 PIC: pic { label
/linux/Documentation/devicetree/bindings/soc/fsl/cpm_qe/cpm/
H A Dusb.txt13 interrupt-parent = <&PIC>;
/linux/Documentation/arch/x86/i386/
H A DIO-APIC.rst30 2: 0 XT-PIC cascade
31 13: 1 XT-PIC fpu
39 Some interrupts are still listed as 'XT PIC', but this is not a problem;
/linux/arch/openrisc/boot/dts/
H A Dor1ksim.dts34 * OR1K PIC is built into CPU and accessed via special purpose
H A Dsimple_smp.dts46 * OR1K PIC is built into CPU and accessed via special purpose
/linux/Documentation/devicetree/bindings/soc/fsl/cpm_qe/
H A Dserial.txt27 interrupt-parent = <&PIC>;
/linux/Documentation/devicetree/bindings/usb/
H A Dmaxim,max3421.txt21 interrupt-parent = <&PIC>;
/linux/arch/um/
H A DMakefile122 CFLAGS_NO_HARDENING := $(call cc-option, -fno-PIC,) $(call cc-option, -fno-pic,) \
/linux/drivers/pcmcia/
H A Dtcic.c245 #define PIC 0x4d0 in irq_scan() macro
247 int level_mask = inb_p(PIC) | (inb_p(PIC+1) << 8); in irq_scan()
/linux/arch/x86/kvm/
H A DKconfig173 bool "I/O APIC, PIC, and PIT emulation"
177 Provides support for KVM to emulate an I/O APIC, PIC, and PIT, i.e.
/linux/Documentation/translations/zh_CN/core-api/
H A Dcpu_hotplug.rst128 * PIC中断。如果检测到PIC中断,CPU0就不能被移除。
/linux/drivers/zorro/
H A Dzorro.ids209 0600 PIC Prototyping Card
260 0200 GrandSlam PIC 2 [RAM Expansion]
261 0400 GrandSlam PIC 1 [RAM Expansion]
/linux/arch/arm/kernel/
H A Dhead-nommu.S73 badr lr, 1f @ return (PIC) address
111 badr lr, 1f @ return (PIC) address
/linux/arch/arm/boot/dts/marvell/
H A Darmada-388-clearfog.dtsi232 * CS1: PIC microcontroller (Pro models)
/linux/Documentation/arch/xtensa/
H A Dmmu.rst18 - LITBASE is zero (reset state, PC-relative literals); required to be PIC.
/linux/arch/arm/boot/dts/arm/
H A Dintegratorap-im-pd1.dts272 /* LM site 0 has IRQ 9 on the PIC */

12