Searched refs:PCS (Results 1 – 13 of 13) sorted by relevance
| /linux/Documentation/networking/ |
| H A D | sfp-phylink.rst | 219 should be used to configure the MAC when the MAC and PCS are not 249 10. Some Ethernet controllers work in pair with a PCS (Physical Coding Sublayer) 252 PCS whose operation is transparent, some other require dedicated PCS 254 provides a PCS abstraction through :c:type:`struct phylink_pcs <phylink_pcs>`. 256 Identify if your driver has one or more internal PCS blocks, and/or if 257 your controller can use an external PCS block that might be internally 260 If your controller doesn't have any internal PCS, you can go to step 11. 262 If your Ethernet controller contains one or several PCS blocks, create 263 one :c:type:`struct phylink_pcs <phylink_pcs>` instance per PCS block within 271 configure your PCS. Create a :c:func:`pcs_get_state` function that reports [all …]
|
| /linux/Documentation/networking/device_drivers/ethernet/freescale/dpaa2/ |
| H A D | mac-phy-support.rst | 54 | MC firmware polling MAC PCS for link | 56 | | PCS | | PCS | | PCS | | PCS | | 65 the MC firmware by polling the MAC PCS. Without the need to register a 187 mode, the MC firmware does not access the PCS registers). One can check for
|
| /linux/drivers/phy/mediatek/ |
| H A D | Kconfig | 24 1GE and 2.5GE modes via the LynxI PCS, and 5GE and 10GE modes 25 via the USXGMII PCS found in MediaTek SoCs with 10G Ethernet.
|
| /linux/Documentation/devicetree/bindings/phy/ |
| H A D | ti-phy.txt | 13 set PCS delay value. 59 register offset to write the PCS delay value.
|
| /linux/drivers/net/ethernet/meta/fbnic/ |
| H A D | fbnic_csr.c | 29 FBNIC_BOUNDS(PCS),
|
| /linux/rust/kernel/net/phy/ |
| H A D | reg.rs | 147 pub const PCS: Self = Mmd(uapi::MDIO_MMD_PCS as u8); constant
|
| /linux/drivers/net/ethernet/mellanox/mlx4/ |
| H A D | en_port.h | 331 __be64 PCS; member
|
| H A D | en_port.c | 310 stats->rx_errors = be64_to_cpu(mlx4_en_stats->PCS) + in mlx4_en_DUMP_ETH_STATS()
|
| /linux/sound/pci/ |
| H A D | Kconfig | 605 FM801 chip with a TEA5757 tuner (MediaForte SF256-PCS, SF256-PCP and
|
| /linux/drivers/clk/qcom/ |
| H A D | Kconfig | 326 NSSCC receives the clock sources from GCC, CMN PLL and UNIPHY (PCS).
|
| /linux/Documentation/sound/ |
| H A D | alsa-configuration.rst | 909 1 = MediaForte 256-PCS,
|
| /linux/ |
| H A D | CREDITS | 29 D: Synopsys DesignWare XPCS MDIO/PCS driver.
|
| H A D | MAINTAINERS | 15020 LYNX PCS MODULE 15999 MEDIATEK ETHERNET PCS DRIVER
|