/linux/arch/mips/pci/ |
H A D | fixup-sni.c | 26 #define INTC PCIMT_IRQ_INTC macro 50 { 0, INTB, INTC, INTD, INTA }, /* Slot 2 */ 51 { 0, INTC, INTD, INTA, INTB }, /* Slot 3 */ 52 { 0, INTD, INTA, INTB, INTC }, /* Slot 4 */ 64 { 0, INTC, INTD, INTA, INTB }, /* Slot 1 */ 67 { 0, INTB, INTC, INTD, INTA }, /* Slot 2 */ 68 { 0, INTC, INTD, INTA, INTB }, /* Slot 3 */ 69 { 0, INTD, INTA, INTB, INTC }, /* Slot 4 */ 76 { 0, INTC, INTD, INTA, INTB }, /* Bridge/i960 */ 77 { 0, INTD, INTA, INTB, INTC }, /* Slot 1 */ [all …]
|
H A D | fixup-ip32.c | 23 #define INTC MACEPCI_SHARED1_IRQ macro 30 {0, INTA0, INTB, INTC, INTD}, 31 {0, INTA1, INTC, INTD, INTB}, 32 {0, INTA2, INTD, INTB, INTC},
|
/linux/arch/arc/boot/dts/ |
H A D | axc001.dtsi | 83 * This INTC is actually connected to DW APB GPIO 84 * which acts as a wire between MB INTC and CPU INTC. 85 * GPIO INTC is configured in platform init code 86 * and here we mimic direct connection from MB INTC to 87 * CPU INTC, thus we set "interrupts = <7>" instead of
|
H A D | axc003_idu.dtsi | 127 * This INTC is actually connected to DW APB GPIO 128 * which acts as a wire between MB INTC and CPU INTC. 129 * GPIO INTC is configured in platform init code 130 * and here we mimic direct connection from MB INTC to 131 * CPU INTC, thus we set "interrupts = <0 1>" instead of
|
/linux/Documentation/sound/hd-audio/ |
H A D | intel-multi-link.rst | 116 | INTC | 207 | INTC | 277 | INTC |
|
/linux/Documentation/PCI/endpoint/function/binding/ |
H A D | pci-test.rst | 21 interrupt_pin Should be 1 - INTA, 2 - INTB, 3 - INTC, 4 -INTD
|
/linux/Documentation/arch/x86/i386/ |
H A D | IO-APIC.rst | 65 Every PCI card emits a PCI IRQ, which can be INTA, INTB, INTC or INTD:: 70 INTC--|l|
|
/linux/drivers/pci/controller/dwc/ |
H A D | pci-dra7xx.c | 60 #define INTC BIT(2) macro 63 #define LEG_EP_INTERRUPTS (INTA | INTB | INTC | INTD) 278 case INTC: in dra7xx_pcie_msi_irq_handler()
|
/linux/drivers/irqchip/ |
H A D | Kconfig | 232 bool "Renesas INTC External IRQ Pin Support" if COMPILE_TEST 557 The PRUSS INTC enables various interrupts to be routed to multiple 602 This enables support for the INTC chip found in StarFive JH8100
|
/linux/arch/powerpc/boot/dts/ |
H A D | holly.dts | 157 | The INTA, INTB, INTC, INTD are shared.
|
H A D | katmai.dts | 309 * INTC: J2: 1-2
|
/linux/arch/arm64/boot/dts/socionext/ |
H A D | uniphier-ld20.dtsi | 943 <0 0 0 3 &pcie_intc 2>, /* INTC */
|
H A D | uniphier-pxs3.dtsi | 917 <0 0 0 3 &pcie_intc 2>, /* INTC */
|
/linux/drivers/pinctrl/renesas/ |
H A D | pfc-sh7785.c | 932 GPIO_FN(INTC),
|