Home
last modified time | relevance | path

Searched refs:INSTANCE_BROADCAST_WRITES (Results 1 – 24 of 24) sorted by relevance

/linux/drivers/gpu/drm/radeon/
H A Dni.c1069 WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i)); in cayman_gpu_init()
1070 WREG32(RLC_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i)); in cayman_gpu_init()
1089 WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i)); in cayman_gpu_init()
1090 WREG32(RLC_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i)); in cayman_gpu_init()
1098 WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_BROADCAST_WRITES); in cayman_gpu_init()
1099 WREG32(RLC_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_BROADCAST_WRITES); in cayman_gpu_init()
H A Devergreen.c3464 WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i)); in evergreen_gpu_init()
3465 WREG32(RLC_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i)); in evergreen_gpu_init()
3485 WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i)); in evergreen_gpu_init()
3486 WREG32(RLC_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i)); in evergreen_gpu_init()
3494 WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_BROADCAST_WRITES); in evergreen_gpu_init()
3495 WREG32(RLC_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_BROADCAST_WRITES); in evergreen_gpu_init()
H A Dnid.h298 #define INSTANCE_BROADCAST_WRITES (1 << 30) macro
H A Dsid.h1003 #define INSTANCE_BROADCAST_WRITES (1 << 30) macro
H A Dcikd.h1632 #define INSTANCE_BROADCAST_WRITES (1 << 30) macro
H A Devergreend.h415 #define INSTANCE_BROADCAST_WRITES (1 << 30) macro
H A Dsi.c2930 u32 data = INSTANCE_BROADCAST_WRITES; in si_select_se_sh()
H A Dcik.c3029 u32 data = INSTANCE_BROADCAST_WRITES; in cik_select_se_sh()
/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_amdkfd_gfx_v12.c175 INSTANCE_BROADCAST_WRITES, 1); in wave_control_execute_v12()
H A Dimu_v12_0.c291 REG_GET_FIELD(data, GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES) << 20 | in imu_v12_0_grbm_gfx_index_remap()
H A Damdgpu_amdkfd_gfx_v8.c554 INSTANCE_BROADCAST_WRITES, 1); in kgd_wave_control_execute()
H A Damdgpu_amdkfd_gfx_v10_3.c601 INSTANCE_BROADCAST_WRITES, 1); in wave_control_execute_v10_3()
H A Damdgpu_amdkfd_gfx_v11.c586 INSTANCE_BROADCAST_WRITES, 1); in wave_control_execute_v11()
H A Damdgpu_amdkfd_gfx_v10.c689 INSTANCE_BROADCAST_WRITES, 1); in kgd_wave_control_execute()
H A Dgfx_v9_4.c100 INSTANCE_BROADCAST_WRITES, 1); in gfx_v9_4_select_se_sh()
H A Damdgpu_amdkfd_gfx_v9.c639 INSTANCE_BROADCAST_WRITES, 1); in kgd_gfx_v9_wave_control_execute()
H A Dsid.h1001 #define INSTANCE_BROADCAST_WRITES (1 << 30) macro
H A Dgfx_v9_4_2.c854 INSTANCE_BROADCAST_WRITES, 1); in gfx_v9_4_2_select_se_sh()
H A Dgfx_v7_0.c1556 data = REG_SET_FIELD(0, GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES, 1); in gfx_v7_0_select_se_sh()
H A Dgfx_v12_0.c1554 INSTANCE_BROADCAST_WRITES, 1); in gfx_v12_0_select_se_sh()
H A Dgfx_v8_0.c3400 data = REG_SET_FIELD(0, GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES, 1); in gfx_v8_0_select_se_sh()
H A Dgfx_v11_0.c1829 INSTANCE_BROADCAST_WRITES, 1); in gfx_v11_0_select_se_sh()
H A Dgfx_v9_0.c2472 data = REG_SET_FIELD(0, GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES, 1); in gfx_v9_0_select_se_sh()
H A Dgfx_v10_0.c4932 INSTANCE_BROADCAST_WRITES, 1); in gfx_v10_0_select_se_sh()