Home
last modified time | relevance | path

Searched refs:DC_IP_REQUEST_CNTL (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/pg/dcn35/
H A Ddcn35_pg_cntl.c99 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in pg_cntl35_dsc_pg_control()
101 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in pg_cntl35_dsc_pg_control()
199 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in pg_cntl35_hubp_dpp_pg_control()
201 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in pg_cntl35_hubp_dpp_pg_control()
276 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in pg_cntl35_hpo_pg_control()
278 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in pg_cntl35_hpo_pg_control()
323 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in pg_cntl35_io_clk_pg_control()
325 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in pg_cntl35_io_clk_pg_control()
426 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in pg_cntl35_plane_otg_pg_control()
428 REG_SET(DC_IP_REQUEST_CNTL, in pg_cntl35_plane_otg_pg_control()
[all...]
H A Ddcn35_pg_cntl.h57 SR(DC_IP_REQUEST_CNTL)
111 PG_CNTL_SF(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh)
138 uint32_t DC_IP_REQUEST_CNTL; member
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn302/
H A Ddcn302_hwseq.c171 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in dcn302_dsc_pg_control()
173 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in dcn302_dsc_pg_control()
222 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 0); in dcn302_dsc_pg_control()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn401/
H A Ddcn401_hwseq.c3064 if (REG(DC_IP_REQUEST_CNTL)) { in dcn401_blank_pixel_data_sequence()
3065 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in dcn401_blank_pixel_data_sequence()
3067 REG_SET(DC_IP_REQUEST_CNTL, 0, in dcn401_blank_pixel_data_sequence()
3080 if (org_ip_request_cntl == 0 && REG(DC_IP_REQUEST_CNTL)) in dcn401_blank_pixel_data_sequence()
3081 REG_SET(DC_IP_REQUEST_CNTL, 0, in dcn401_blank_pixel_data_sequence()
3155 /* Check and set DC_IP_REQUEST_CNTL if needed */ in dcn401_program_all_writeback_pipes_in_tree_sequence()
3156 if (REG(DC_IP_REQUEST_CNTL)) { in dcn401_program_all_writeback_pipes_in_tree_sequence()
3157 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in dcn401_program_all_writeback_pipes_in_tree_sequence()
3174 /* Restore DC_IP_REQUEST_CNTL if it was originally 0 */ in dcn401_program_all_writeback_pipes_in_tree_sequence()
3175 if (org_ip_request_cntl == 0 && REG(DC_IP_REQUEST_CNTL)) in dcn401_program_all_writeback_pipes_in_tree_sequence()
[all...]
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn314/
H A Ddcn314_resource.c781 SR(DC_IP_REQUEST_CNTL), \
818 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn316/
H A Ddcn316_resource.c766 SR(DC_IP_REQUEST_CNTL), \
800 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn31/
H A Ddcn31_resource.c772 SR(DC_IP_REQUEST_CNTL), \
806 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn315/
H A Ddcn315_resource.c771 SR(DC_IP_REQUEST_CNTL), \
805 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn321/
H A Ddcn321_resource.c615 SR(DC_IP_REQUEST_CNTL), \
651 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn32/
H A Ddcn32_resource.c625 SR(DC_IP_REQUEST_CNTL), \
661 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn351/
H A Ddcn351_resource.c613 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn35/
H A Ddcn35_resource.c633 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn36/
H A Ddcn36_resource.c620 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
/linux/drivers/gpu/drm/amd/display/dc/core/
H A Ddc_hw_sequencer.c1530 case DC_IP_REQUEST_CNTL:
4095 seq_state->steps[*seq_state->num_steps].func = DC_IP_REQUEST_CNTL; in hwss_add_hubbub_allow_self_refresh_control()