Home
last modified time | relevance | path

Searched refs:scaled (Results 1 – 25 of 50) sorted by relevance

12

/freebsd/crypto/openssh/openbsd-compat/
H A Dfmt_scaled.c76 scan_scaled(char *scaled, long long *result) in scan_scaled() argument
78 char *p = scaled; in scan_scaled()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64Schedule.td48 def WriteLDIdx : SchedWrite; // Load from a register index (maybe scaled).
49 def WriteSTIdx : SchedWrite; // Store to a register index (maybe scaled).
H A DAArch64SchedPredNeoverse.td21 // Identify LDR/STR H/Q-form scaled (and potentially extended) FP instructions
H A DAArch64SchedPredExynos.td98 // with a scaled non-extended register.
H A DAArch64SchedCyclone.td241 // Load from base address plus an optionally scaled register offset.
245 SchedVar<ScaledIdxPred, [WriteIS, WriteLD]>, // Load from scaled register.
251 SchedVar<ScaledIdxPred, [WriteIS, WriteST]>, // Store to scaled register.
H A DAArch64SchedPredicates.td255 // with an extended or scaled register.
H A DAArch64SVEInstrInfo.td1289 // Gathers using scaled 32-bit offsets, e.g.
1298 // Gathers using 32-bit pointers with scaled offset, e.g.
1311 // Gathers using 64-bit pointers with scaled offset, e.g.
1348 // Gathers using scaled 64-bit offsets, e.g.
1378 // Gathers using scaled 32-bit offsets unpacked in 64-bits elements, e.g.
1392 // base + vector of scaled offsets
1395 // base + vector of signed 32bit scaled offsets
1398 // base + vector of unsigned 32bit scaled offsets
1585 // Scatters using packed, scaled 32-bit offsets, e.g.
1590 // Scatters using unpacked, scaled 32-bit offsets, e.g.
[all …]
H A DAArch64SchedA510.td1258 // Gather load, 32-bit scaled offset
1337 // Scatter store, 32-bit scaled offset
1345 // Scatter store, 32-bit unpacked scaled offset
1353 // Scatter store, 64-bit scaled offset
H A DAArch64SchedA320.td1280 // Gather load, 32-bit scaled offset
1359 // Scatter store, 32-bit scaled offset
1367 // Scatter store, 32-bit unpacked scaled offset
1375 // Scatter store, 64-bit scaled offset
H A DAArch64SchedNeoverseN3.td763 // Store register, register offset, scaled by 4/8
764 // Store register, register offset, scaled by 2
2273 // Scatter store, 32-bit scaled offset
2281 // Scatter store, 32-bit unpacked scaled offset
2289 // Scatter store, 64-bit scaled offset
H A DAArch64SchedNeoverseV1.td1896 // Gather load, 32-bit scaled offset
1956 // Scatter store, 32-bit scaled offset
1965 // Scatter store, 32-bit unpacked scaled offset
1972 // Scatter store, 64-bit scaled offset
H A DAArch64SchedAmpere1.td626 } // Load from a register index (maybe scaled).
630 } // Store to a register index (maybe scaled).
/freebsd/crypto/krb5/src/util/et/
H A Dtexinfo.tex420 \font\tenrm=cmr10 scaled \magstephalf
421 \font\tentt=cmtt10 scaled \magstephalf
425 \font\tenbf=cmb10 scaled \magstephalf
426 \font\tenit=cmti10 scaled \magstephalf
427 \font\tensl=cmsl10 scaled \magstephalf
428 \font\tensf=cmss10 scaled \magstephalf
430 \font\tensc=cmcsc10 scaled \magstephalf
433 \font\defbf=cmbx10 scaled \magstep1 %was 1314
438 \font\titlerm = cmbx10 scaled \magstep5
446 \font\chaprm=cmbx10 scaled \magstep3
[all …]
/freebsd/sys/contrib/device-tree/Bindings/iio/afe/
H A Dvoltage-divider.txt29 is scaled by the Rout / (R + Rout) quotient.
/freebsd/usr.sbin/bsdconfig/dot/
H A DUSAGE49 NOTE: Image is scaled to fit window on launch.
71 Render dot(1) output as PostScript scaled to fit on a poster consisting
/freebsd/crypto/openssl/crypto/ec/curve448/
H A Dpoint_448.h263 void ossl_curve448_precomputed_scalarmul(curve448_point_t scaled,
/freebsd/sys/contrib/device-tree/Bindings/arm/
H A Dcpu-capacity.txt62 The capacities-dmips-mhz or DMIPS/MHz values (scaled to 1024)
197 capacities-dmips-mhz are scaled w.r.t. 2 (cpu@0 and cpu@1), this means that first
/freebsd/sys/contrib/device-tree/Bindings/cpu/
H A Dcpu-capacity.txt62 The capacities-dmips-mhz or DMIPS/MHz values (scaled to 1024)
197 capacities-dmips-mhz are scaled w.r.t. 2 (cpu@0 and cpu@1), this means that first
/freebsd/crypto/openssl/doc/man1/
H A Dopenssl-rand.pod.in23 appended to the num value to indicate the requested value be scaled as a
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMScheduleA57.td44 // Load, scaled register offset, not plus LSL2
424 // (5 cyc load result for not-lsl2 scaled)
479 // 4(3) "I0/I1,L,M" for scaled register, otherwise 4(2) "I0/I1,L"
501 // 5cyc "I0/I1,L" for minus reg or scaled not plus lsl2
604 // For minus or for not plus lsl2 scaled we need 3cyc "I0/I1, S",
633 // 1(2) "S, M" for scaled plus lsl2
634 // 3(2) "I0/I1, S" for other scaled
677 // 1(2) "S, M" for STR/STRB register post-indexed (both scaled or not)
/freebsd/sys/contrib/device-tree/Bindings/net/can/
H A Drcar_canfd.txt39 and CAN FD controller at the same time. It needs to be scaled to maximum
H A Drcar_can.txt47 scaled to maximum frequency if any of these controllers use it. This is done
/freebsd/contrib/llvm-project/llvm/include/llvm/IR/
H A DIntrinsicsAArch64.td1780 // Scalar + 32-bit scaled offset vector, zero extend, packed and
1787 // Scalar + 32-bit scaled offset vector, sign extend, packed and
1794 // Scalar + 64-bit scaled offset vector.
2345 // 64 bit scaled offsets
2352 // 32 bit scaled offsets, sign (sxtw) or zero (zxtw) extended to 64 bits
2356 // 128-bit loads, scaled offsets (indices)
2378 // 64 bit scaled offsets
2385 // 32 bit scaled offsets, sign (sxtw) or zero (uxtw) extended to 64 bits
2422 // 64 bit scaled offsets
2433 // 32 bit scaled offsets, sign (sxtw) or zero (zxtw) extended to 64 bits
[all …]
/freebsd/contrib/llvm-project/compiler-rt/lib/fuzzer/
H A DFuzzerFlags.def199 "the Entropic power schedule gets scaled based on the input execution "
/freebsd/sys/contrib/zlib/doc/
H A Dalgorithm.txt131 Here is an example, scaled down:

12