Home
last modified time | relevance | path

Searched refs:no_shift (Results 1 – 11 of 11) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMFastISel.cpp2651 /* 1 bit sext */ { { ARM::tASRri , 0, ARM_AM::no_shift, 31 }, in ARMEmitIntExt()
2652 /* 1 bit zext */ { ARM::tLSRri , 0, ARM_AM::no_shift, 31 } }, in ARMEmitIntExt()
2653 /* 8 bit sext */ { { ARM::tASRri , 0, ARM_AM::no_shift, 24 }, in ARMEmitIntExt()
2654 /* 8 bit zext */ { ARM::tLSRri , 0, ARM_AM::no_shift, 24 } }, in ARMEmitIntExt()
2655 /* 16 bit sext */ { { ARM::tASRri , 0, ARM_AM::no_shift, 16 }, in ARMEmitIntExt()
2656 /* 16 bit zext */ { ARM::tLSRri , 0, ARM_AM::no_shift, 16 } } in ARMEmitIntExt()
2661 /* 1 bit sext */ { { ARM::KILL , 0, ARM_AM::no_shift, 0 }, in ARMEmitIntExt()
2662 /* 1 bit zext */ { ARM::ANDri , 1, ARM_AM::no_shift, 1 } }, in ARMEmitIntExt()
2663 /* 8 bit sext */ { { ARM::SXTB , 0, ARM_AM::no_shift, 0 }, in ARMEmitIntExt()
2664 /* 8 bit zext */ { ARM::ANDri , 1, ARM_AM::no_shift, 255 } }, in ARMEmitIntExt()
[all …]
H A DARMSelectionDAGInfo.h25 default: return ARM_AM::no_shift; in getShiftOpcForNode()
H A DARMISelDAGToDAG.cpp627 if (ShOpcVal == ARM_AM::no_shift) return false; in SelectImmShifterOperand()
651 if (ShOpcVal == ARM_AM::no_shift) return false; in SelectRegShifterOperand()
776 if (ShOpcVal != ARM_AM::no_shift) { in SelectLdStSOReg()
786 ShOpcVal = ARM_AM::no_shift; in SelectLdStSOReg()
789 ShOpcVal = ARM_AM::no_shift; in SelectLdStSOReg()
794 if (N.getOpcode() != ISD::SUB && ShOpcVal == ARM_AM::no_shift && in SelectLdStSOReg()
798 if (ShOpcVal != ARM_AM::no_shift) { in SelectLdStSOReg()
809 ShOpcVal = ARM_AM::no_shift; in SelectLdStSOReg()
812 ShOpcVal = ARM_AM::no_shift; in SelectLdStSOReg()
851 if (ShOpcVal != ARM_AM::no_shift) { in SelectAddrMode2OffsetReg()
[all …]
H A DARMSchedule.td168 class CheckAM2NoShift<int n> : CheckImmOperand_s<n, "ARM_AM::no_shift">;
H A DARMLoadStoreOptimizer.cpp1556 int Imm = ARM_AM::getAM2Opc(AddSub, abs(Offset), ARM_AM::no_shift); in MergeBaseUpdateLoadStore()
1586 int Imm = ARM_AM::getAM2Opc(AddSub, abs(Offset), ARM_AM::no_shift); in MergeBaseUpdateLoadStore()
H A DARMFrameLowering.cpp1698 MIB.addImm(ARM_AM::getAM2Opc(ARM_AM::add, 4, ARM_AM::no_shift)); in emitPopInst()
H A DARMISelLowering.cpp4786 } else if ((ARM_AM::getShiftOpcForNode(LHS.getOpcode()) != ARM_AM::no_shift) && in getARMCmp()
4787 (ARM_AM::getShiftOpcForNode(RHS.getOpcode()) == ARM_AM::no_shift)) { in getARMCmp()
19824 if (ShOpcVal != ARM_AM::no_shift) { in getARMIndexedAddressParts()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/
H A DARMAddressingModes.h28 no_shift = 0, enumerator
H A DARMMCCodeEmitter.cpp250 case ARM_AM::no_shift: in getShiftOp()
H A DARMInstPrinter.cpp54 if (ShOpc == ARM_AM::no_shift || (ShOpc == ARM_AM::lsl && !ShImm)) in printRegImmShift()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/AsmParser/
H A DARMAsmParser.cpp1480 return isPostIdxRegShifted() && PostIdxReg.ShiftTy == ARM_AM::no_shift; in isPostIdxReg()
1646 if (Memory.ShiftType != ARM_AM::no_shift) return false; in isAddrMode3()
1715 Memory.ShiftType != ARM_AM::no_shift || Memory.Alignment != 0) in isMemTBB()
1739 if (Memory.ShiftType == ARM_AM::no_shift) in isT2MemRegOffset()
1750 Memory.ShiftType != ARM_AM::no_shift || Memory.Alignment != 0) in isMemThumbRR()
1916 if (shift == 0 && Memory.ShiftType != ARM_AM::no_shift) in isMemRegRQOffset()
3016 Val = ARM_AM::getAM2Opc(AddSub, Val, ARM_AM::no_shift); in addAddrMode2Operands()
3039 Val = ARM_AM::getAM2Opc(AddSub, Val, ARM_AM::no_shift); in addAM2OffsetImmOperands()
4042 if (Memory.ShiftType != ARM_AM::no_shift) { in print()
4053 if (PostIdxReg.ShiftTy != ARM_AM::no_shift) in print()
[all …]