Home
last modified time | relevance | path

Searched refs:cfg0 (Results 1 – 12 of 12) sorted by relevance

/freebsd/sys/arm64/freescale/imx/clk/
H A Dimx_clk_frac_pll.c84 uint32_t cfg0; in imx_clk_frac_pll_set_gate() local
90 READ4(clk, sc->offset + CFG0, &cfg0); in imx_clk_frac_pll_set_gate()
92 cfg0 &= ~(CFG0_PD); in imx_clk_frac_pll_set_gate()
94 cfg0 |= CFG0_PD; in imx_clk_frac_pll_set_gate()
95 WRITE4(clk, sc->offset + CFG0, cfg0); in imx_clk_frac_pll_set_gate()
98 if (enable && ((cfg0 & CFG0_BYPASS) == 0)) { in imx_clk_frac_pll_set_gate()
100 READ4(clk, sc->offset + CFG0, &cfg0); in imx_clk_frac_pll_set_gate()
101 if (cfg0 & CFG0_PLL_LOCK) in imx_clk_frac_pll_set_gate()
116 uint32_t cfg0, cfg1; in imx_clk_frac_pll_recalc() local
122 READ4(clk, sc->offset + CFG0, &cfg0); in imx_clk_frac_pll_recalc()
[all …]
H A Dimx_clk_sscg_pll.c93 uint32_t cfg0; in imx_clk_sscg_pll_set_gate() local
99 READ4(clk, sc->offset + CFG0, &cfg0); in imx_clk_sscg_pll_set_gate()
101 cfg0 &= ~(CFG0_PD); in imx_clk_sscg_pll_set_gate()
103 cfg0 |= CFG0_PD; in imx_clk_sscg_pll_set_gate()
104 WRITE4(clk, sc->offset + CFG0, cfg0); in imx_clk_sscg_pll_set_gate()
109 READ4(clk, sc->offset + CFG0, &cfg0); in imx_clk_sscg_pll_set_gate()
110 if (cfg0 & CFG0_PLL_LOCK) in imx_clk_sscg_pll_set_gate()
125 uint32_t cfg0, cfg2; in imx_clk_sscg_pll_recalc() local
131 READ4(clk, sc->offset + CFG0, &cfg0); in imx_clk_sscg_pll_recalc()
136 if (cfg0 & CFG0_BYPASS2) in imx_clk_sscg_pll_recalc()
[all …]
/freebsd/sys/dev/bhnd/nvram/
H A Dbhnd_nvram_data_bcm.c430 .cfg0 = 0, in bhnd_nvram_bcm_serialize()
435 hdr.cfg0 = BCM_NVRAM_SET_BITS(hdr.cfg0, BCM_NVRAM_CFG0_CRC, 0x0); in bhnd_nvram_bcm_serialize()
436 hdr.cfg0 = BCM_NVRAM_SET_BITS(hdr.cfg0, BCM_NVRAM_CFG0_VER, bcm_ver); in bhnd_nvram_bcm_serialize()
437 hdr.cfg0 = BCM_NVRAM_SET_BITS(hdr.cfg0, BCM_NVRAM_CFG0_SDRAM_INIT, in bhnd_nvram_bcm_serialize()
545 hdr.cfg0 = BCM_NVRAM_SET_BITS(hdr.cfg0, BCM_NVRAM_CFG0_CRC, crc8); in bhnd_nvram_bcm_serialize()
607 valid = BCM_NVRAM_GET_BITS(hdr.cfg0, BCM_NVRAM_CFG0_CRC); in bhnd_nvram_bcm_init()
751 bcm_ver = BCM_NVRAM_GET_BITS(hdr.cfg0, BCM_NVRAM_CFG0_VER); in bhnd_nvram_bcm_init()
H A Dbhnd_nvram_data_bcmvar.h65 uint32_t cfg0; /**< crc:8, version:8, sdram_init:16 */ member
H A Dbhnd_nvram_data_bcmreg.h52 #define BCM_NVRAM_CFG0_SDRAM_INIT_FIELD cfg0
/freebsd/sys/contrib/dev/mediatek/mt76/mt76x2/
H A Dphy.c187 u32 cfg0, cfg1; in mt76x2_configure_tx_delay() local
190 cfg0 = bw ? 0x000b0c01 : 0x00101101; in mt76x2_configure_tx_delay()
193 cfg0 = bw ? 0x000b0b01 : 0x00101001; in mt76x2_configure_tx_delay()
196 mt76_wr(dev, MT_TX_SW_CFG0, cfg0); in mt76x2_configure_tx_delay()
/freebsd/sys/contrib/dev/athk/ath11k/
H A Ddebugfs_htt_stats.c4660 cfg_params->cfg0 = HTT_STAT_DEFAULT_CFG0_ALL_HWQS; in ath11k_prep_htt_stats_cfg_params()
4663 cfg_params->cfg0 = HTT_STAT_DEFAULT_CFG0_ALL_TXQS; in ath11k_prep_htt_stats_cfg_params()
4666 cfg_params->cfg0 = HTT_STAT_DEFAULT_CFG0_ALL_CMDQS; in ath11k_prep_htt_stats_cfg_params()
4669 cfg_params->cfg0 = HTT_STAT_PEER_INFO_MAC_ADDR; in ath11k_prep_htt_stats_cfg_params()
4670 cfg_params->cfg0 |= FIELD_PREP(GENMASK(15, 1), in ath11k_prep_htt_stats_cfg_params()
4682 cfg_params->cfg0 = HTT_STAT_DEFAULT_CFG0_ALL_RINGS; in ath11k_prep_htt_stats_cfg_params()
4685 cfg_params->cfg0 = HTT_STAT_DEFAULT_CFG0_ACTIVE_PEERS; in ath11k_prep_htt_stats_cfg_params()
4688 cfg_params->cfg0 = HTT_STAT_DEFAULT_CFG0_CCA_CUMULATIVE; in ath11k_prep_htt_stats_cfg_params()
4691 cfg_params->cfg0 = HTT_STAT_DEFAULT_CFG0_ACTIVE_VDEVS; in ath11k_prep_htt_stats_cfg_params()
4694 cfg_params->cfg0 = HTT_STAT_PEER_INFO_MAC_ADDR; in ath11k_prep_htt_stats_cfg_params()
[all …]
H A Ddebugfs_sta.c714 cfg_params.cfg0 = HTT_STAT_PEER_INFO_MAC_ADDR; in ath11k_write_htt_peer_stats_reset()
715 cfg_params.cfg0 |= FIELD_PREP(GENMASK(15, 1), in ath11k_write_htt_peer_stats_reset()
H A Ddp.h1572 u32 cfg0; member
H A Ddp_tx.c1176 cmd->cfg_param0 = cfg_params->cfg0; in ath11k_dp_tx_htt_h2t_ext_stats_req()
/freebsd/sys/contrib/dev/athk/ath12k/
H A Ddp.h1772 u32 cfg0; member
H A Ddp_tx.c1010 cmd->cfg_param0 = cpu_to_le32(cfg_params->cfg0); in ath12k_dp_tx_htt_h2t_ext_stats_req()