Home
last modified time | relevance | path

Searched refs:ResTy (Results 1 – 25 of 59) sorted by relevance

123

/freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/
H A DVPlanAnalysis.cpp21 Type *ResTy = inferScalarType(R->getIncomingValue(0)); in inferScalarTypeForRecipe() local
24 assert(inferScalarType(Inc) == ResTy && in inferScalarTypeForRecipe()
26 CachedTypes[Inc] = ResTy; in inferScalarTypeForRecipe()
28 return ResTy; in inferScalarTypeForRecipe()
35 Type *ResTy = inferScalarType(R->getOperand(0)); in inferScalarTypeForRecipe() local
38 assert(inferScalarType(OtherV) == ResTy && in inferScalarTypeForRecipe()
40 CachedTypes[OtherV] = ResTy; in inferScalarTypeForRecipe()
42 return ResTy; in inferScalarTypeForRecipe()
51 Type *ResTy = inferScalarType(R->getOperand(1)); in inferScalarTypeForRecipe() local
53 assert(inferScalarType(OtherV) == ResTy && in inferScalarTypeForRecipe()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLoweringHVX.cpp498 HexagonTargetLowering::getInt(unsigned IntId, MVT ResTy, ArrayRef<SDValue> Ops, in getInt() argument
503 return DAG.getNode(ISD::INTRINSIC_WO_CHAIN, dl, ResTy, IntOps); in getInt()
760 MVT ResTy = tyVector(OpTy, MVT::i8); in getByteShuffle() local
774 assert(ResTy.getVectorNumElements() == ByteMask.size()); in getByteShuffle()
775 return DAG.getVectorShuffle(ResTy, dl, opCastElem(Op0, MVT::i8, DAG), in getByteShuffle()
1152 const SDLoc &dl, MVT ResTy, SelectionDAG &DAG) const { in extractHvxElementReg()
1176 const SDLoc &dl, MVT ResTy, SelectionDAG &DAG) const { in extractHvxElementPred()
1178 assert(ResTy == MVT::i1); in extractHvxElementPred()
1256 SDValue IdxV, const SDLoc &dl, MVT ResTy, SelectionDAG &DAG) const { in extractHvxSubvectorReg()
1271 if (typeSplit(VecTy).first == ResTy) in extractHvxSubvectorReg()
1153 extractHvxElementReg(SDValue VecV,SDValue IdxV,const SDLoc & dl,MVT ResTy,SelectionDAG & DAG) const extractHvxElementReg() argument
1177 extractHvxElementPred(SDValue VecV,SDValue IdxV,const SDLoc & dl,MVT ResTy,SelectionDAG & DAG) const extractHvxElementPred() argument
1257 extractHvxSubvectorReg(SDValue OrigOp,SDValue VecV,SDValue IdxV,const SDLoc & dl,MVT ResTy,SelectionDAG & DAG) const extractHvxSubvectorReg() argument
1297 extractHvxSubvectorPred(SDValue VecV,SDValue IdxV,const SDLoc & dl,MVT ResTy,SelectionDAG & DAG) const extractHvxSubvectorPred() argument
1494 extendHvxVectorPred(SDValue VecV,const SDLoc & dl,MVT ResTy,bool ZeroExt,SelectionDAG & DAG) const extendHvxVectorPred() argument
1511 compressHvxPred(SDValue VecQ,const SDLoc & dl,MVT ResTy,SelectionDAG & DAG) const compressHvxPred() argument
1567 resizeToWidth(SDValue VecV,MVT ResTy,bool Signed,const SDLoc & dl,SelectionDAG & DAG) const resizeToWidth() argument
1840 MVT ResTy = ty(Op); LowerHvxAnyExt() local
1850 MVT ResTy = ty(Op); LowerHvxSignExt() local
1860 MVT ResTy = ty(Op); LowerHvxZeroExt() local
1873 MVT ResTy = ty(Op); LowerHvxCttz() local
1901 MVT ResTy = ty(Op); LowerHvxMulh() local
1961 MVT ResTy = ty(Op); LowerHvxBitcast() local
2047 MVT ResTy = ty(Op); LowerHvxSelect() local
2141 MVT ResTy = ty(Op), InpTy = ty(Ops[1]); LowerHvxIntrinsic() local
2279 MVT ResTy = ty(Op); LowerHvxFpToInt() local
2306 MVT ResTy = ty(Op); LowerHvxIntToFp() local
2403 MVT ResTy = ty(A); emitHvxAddWithOverflow() local
2682 MVT ResTy = ty(Op); EqualizeFpIntConversion() local
2705 MVT ResTy = ty(Op); ExpandHvxFpToInt() local
2834 MVT ResTy = ty(Op); ExpandHvxIntToFp() local
2958 MVT ResTy = ty(Op); SplitVectorOp() local
3058 MVT ResTy = ty(Op); WidenHvxLoad() local
3127 EVT ResTy = WidenHvxSetCC() local
3280 MVT ResTy = ty(Op); ExpandHvxResizeIntoSteps() local
3325 MVT ResTy = ty(Op); LegalizeHvxResize() local
[all...]
H A DHexagonISelLowering.h385 MVT ValTy, MVT ResTy, SelectionDAG &DAG) const;
387 MVT ValTy, MVT ResTy, SelectionDAG &DAG) const;
398 SDValue appendUndef(SDValue Val, MVT ResTy, SelectionDAG &DAG) const;
399 SDValue getCombine(SDValue Hi, SDValue Lo, const SDLoc &dl, MVT ResTy,
417 SDValue getInt(unsigned IntId, MVT ResTy, ArrayRef<SDValue> Ops,
502 MVT ResTy, SelectionDAG &DAG) const;
504 MVT ResTy, SelectionDAG &DAG) const;
510 const SDLoc &dl, MVT ResTy, SelectionDAG &DAG)
513 MVT ResTy, SelectionDAG &DAG) const;
518 SDValue extendHvxVectorPred(SDValue VecV, const SDLoc &dl, MVT ResTy,
[all …]
H A DHexagonISelDAGToDAGHVX.cpp996 bool scalarizeShuffle(ArrayRef<int> Mask, const SDLoc &dl, MVT ResTy,
1847 MVT ResTy, SDValue Va, SDValue Vb, in scalarizeShuffle()
1850 MVT ElemTy = ResTy.getVectorElementType(); in scalarizeShuffle()
1910 LV = DAG.getNode(ISD::CONCAT_VECTORS, dl, ResTy, {L0, L1}); in scalarizeShuffle()
1912 SDValue BV = DAG.getBuildVector(ResTy, dl, Ops); in scalarizeShuffle()
1917 SDValue IS = DAG.getNode(HexagonISD::ISEL, dl, ResTy, LV); in scalarizeShuffle()
2517 MVT ResTy = getSingleVT(MVT::i8); in butterfly()
2531 Results.push(Hexagon::V6_vdelta, ResTy, {Va, OpRef(Ctl)}); in butterfly()
2539 Results.push(Hexagon::V6_vrdelta, ResTy, {Va, OpRef(Ctl)}); in butterfly()
2548 Results.push(Hexagon::V6_vdelta, ResTy, {V in butterfly()
1848 scalarizeShuffle(ArrayRef<int> Mask,const SDLoc & dl,MVT ResTy,SDValue Va,SDValue Vb,SDNode * N) scalarizeShuffle() argument
2519 MVT ResTy = getSingleVT(MVT::i8); butterfly() local
2577 MVT ResTy = N->getValueType(0).getSimpleVT(); selectExtractSubvector() local
2598 MVT ResTy = N->getValueType(0).getSimpleVT(); selectShuffle() local
2828 EVT ResTy = N->getValueType(0); ppHvxShuffleOfShuffle() local
[all...]
H A DHexagonISelDAGToDAG.h126 SDValue selectUndef(const SDLoc &dl, MVT ResTy) { in selectUndef() argument
127 SDNode *U = CurDAG->getMachineNode(TargetOpcode::IMPLICIT_DEF, dl, ResTy); in selectUndef()
H A DHexagonISelDAGToDAG.cpp708 MVT ResTy = N->getValueType(0).getSimpleVT(); in SelectExtractSubvector() local
712 [[maybe_unused]] unsigned ResLen = ResTy.getVectorNumElements(); in SelectExtractSubvector()
713 assert(InpTy.getVectorElementType() == ResTy.getVectorElementType()); in SelectExtractSubvector()
715 assert(ResTy.getSizeInBits() == 32); in SelectExtractSubvector()
719 SDValue Ext = CurDAG->getTargetExtractSubreg(SubReg, SDLoc(N), ResTy, Inp); in SelectExtractSubvector()
800 MVT ResTy = N->getValueType(0).getSimpleVT(); in SelectVAlign() local
801 if (HST->isHVXVectorType(ResTy, true)) in SelectVAlign()
805 unsigned VecLen = ResTy.getSizeInBits(); in SelectVAlign()
832 SDValue E = CurDAG->getTargetExtractSubreg(Hexagon::isub_lo, dl, ResTy, in SelectVAlign()
839 SDNode *VA = CurDAG->getMachineNode(Hexagon::S2_valignrb, dl, ResTy, in SelectVAlign()
[all …]
H A DHexagonISelLowering.cpp1052 MVT ResTy = ty(Op); in LowerSETCC() local
1060 return DAG.getSetCC(dl, ResTy, in LowerSETCC()
1066 if (ResTy.isVector()) in LowerSETCC()
1098 return DAG.getSetCC(dl, ResTy, in LowerSETCC()
2186 MVT ResTy = ResVT.getSimpleVT(), SrcTy = SrcVT.getSimpleVT(); in isExtractSubvectorCheap() local
2187 if (ResTy.getVectorElementType() != MVT::i1) in isExtractSubvectorCheap()
2436 MVT ResTy = ty(Res); in LowerVECTOR_SHIFT() local
2437 if (ResTy.getVectorElementType() != MVT::i8) in LowerVECTOR_SHIFT()
2441 assert(ResTy.getVectorElementType() == MVT::i8); in LowerVECTOR_SHIFT()
2453 if (ResTy.getSizeInBits() == 32) in LowerVECTOR_SHIFT()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsSEISelLowering.cpp410 EVT ResTy = Op->getValueType(0); in lowerSELECT() local
417 return DAG.getNode(MipsISD::FSELECT, DL, ResTy, Tmp, Op->getOperand(1), in lowerSELECT()
1360 EVT ResTy = Op->getValueType(0); in lowerMSACopyIntr() local
1363 SDValue Result = DAG.getNode(Opc, DL, ResTy, Vec, Idx, in lowerMSACopyIntr()
1504 EVT ResTy = Op->getValueType(0); in truncateVecElts() local
1507 MVT ResEltTy = ResTy == MVT::v2i64 ? MVT::i64 : MVT::i32; in truncateVecElts()
1510 SDValue SplatVec = getBuildVectorSplat(ResTy, ConstValue, BigEndian, DAG); in truncateVecElts()
1512 return DAG.getNode(ISD::AND, DL, ResTy, Vec, SplatVec); in truncateVecElts()
1516 EVT ResTy = Op->getValueType(0); in lowerMSABitClear() local
1518 SDValue One = DAG.getConstant(1, DL, ResTy); in lowerMSABitClear()
[all …]
H A DMipsSEISelDAGToDAG.cpp956 MVT ResTy = Node->getSimpleValueType(0); in trySelect() local
957 assert((ResTy == MVT::f64 || ResTy == MVT::f32) && in trySelect()
960 if (ResTy == MVT::f64) in trySelect()
982 CurDAG->getMachineNode(Opc, DL, ResTy, Node->getOperand(0))); in trySelect()
1006 MVT ResTy = Node->getSimpleValueType(0); in trySelect() local
1017 if (ResTy != MVT::i32 && ResTy != MVT::i64) in trySelect()
1021 if (ResTy == MVT::i32) { in trySelect()
1038 ReplaceNode(Node, CurDAG->getMachineNode(Opcode, DL, ResTy, Ops)); in trySelect()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DMachineIRBuilder.cpp240 LLT ResTy = Res.getLLTTy(*getMRI()); in buildPadVectorWithUndefElements() local
243 assert(ResTy.isVector() && "Res non vector type"); in buildPadVectorWithUndefElements()
247 assert((ResTy.getElementType() == Op0Ty.getElementType()) && in buildPadVectorWithUndefElements()
249 assert((ResTy.getNumElements() > Op0Ty.getNumElements()) && in buildPadVectorWithUndefElements()
256 assert((ResTy.getSizeInBits() > Op0Ty.getSizeInBits()) && in buildPadVectorWithUndefElements()
262 unsigned NumberOfPadElts = ResTy.getNumElements() - Regs.size(); in buildPadVectorWithUndefElements()
271 LLT ResTy = Res.getLLTTy(*getMRI()); in buildDeleteTrailingVectorElements() local
275 assert(((ResTy.isScalar() && (ResTy == Op0Ty.getElementType())) || in buildDeleteTrailingVectorElements()
276 (ResTy.isVector() && in buildDeleteTrailingVectorElements()
277 (ResTy.getElementType() == Op0Ty.getElementType()))) && in buildDeleteTrailingVectorElements()
[all …]
H A DInlineAsmLowering.cpp586 LLT ResTy = MRI->getType(ResRegs[i]); in lowerInlineAsm() local
587 if (ResTy.isScalar() && ResTy.getSizeInBits() < SrcSize) { in lowerInlineAsm()
595 } else if (ResTy.getSizeInBits() == SrcSize) { in lowerInlineAsm()
/freebsd/contrib/llvm-project/llvm/include/llvm/Support/
H A DThreadPool.h110 template <typename ResTy>
111 std::shared_future<ResTy> asyncImpl(std::function<ResTy()> Task, in asyncImpl()
/freebsd/contrib/llvm-project/llvm/lib/Target/SPIRV/
H A DSPIRVISelLowering.cpp136 const Type *ResTy) { in createNewPtrType() argument
144 ResTy, MIB, SPIRV::AccessQualifier::ReadWrite, EmitIR); in createNewPtrType()
153 SPIRVType *ResType, const Type *ResTy = nullptr) { in validatePtrTypes() argument
169 : GR.getTypeForSPIRVType(ElemType) == ResTy; in validatePtrTypes()
175 createNewPtrType(GR, I, OpType, IsSameMF, false, ResType, ResTy); in validatePtrTypes()
H A DSPIRVEmitIntrinsics.cpp878 Type *ResTy = nullptr; in preprocessCompositeConstants() local
881 ResTy = COp->getType(); in preprocessCompositeConstants()
884 ResTy = B.getInt32Ty(); in preprocessCompositeConstants()
887 ResTy = B.getInt32Ty(); in preprocessCompositeConstants()
890 ResTy = B.getInt32Ty(); in preprocessCompositeConstants()
893 ResTy = Op->getType()->isVectorTy() ? COp->getType() : B.getInt32Ty(); in preprocessCompositeConstants()
909 B.CreateIntrinsic(Intrinsic::spv_const_composite, {ResTy}, {Args}); in preprocessCompositeConstants()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstCombineIntrinsic.cpp443 Type *ResTy = II.getType(); in simplifyX86pack() local
447 return UndefValue::get(ResTy); in simplifyX86pack()
450 unsigned NumLanes = ResTy->getPrimitiveSizeInBits() / 128; in simplifyX86pack()
452 assert(cast<FixedVectorType>(ResTy)->getNumElements() == (2 * NumSrcElts) && in simplifyX86pack()
456 unsigned DstScalarSizeInBits = ResTy->getScalarSizeInBits(); in simplifyX86pack()
502 return Builder.CreateTrunc(Shuffle, ResTy); in simplifyX86pack()
510 auto *ResTy = cast<FixedVectorType>(II.getType()); in simplifyX86pmulh() local
512 assert(ArgTy == ResTy && ResTy->getScalarSizeInBits() == 16 && in simplifyX86pmulh()
518 return ConstantAggregateZero::get(ResTy); in simplifyX86pmulh()
522 return ConstantAggregateZero::get(ResTy); in simplifyX86pmulh()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchISelLowering.cpp1375 EVT ResTy = Op->getValueType(0); in lowerBUILD_VECTOR() local
1380 bool Is128Vec = ResTy.is128BitVector(); in lowerBUILD_VECTOR()
1381 bool Is256Vec = ResTy.is256BitVector(); in lowerBUILD_VECTOR()
1418 if (ViaVecTy != ResTy) in lowerBUILD_VECTOR()
1419 Result = DAG.getNode(ISD::BITCAST, SDLoc(Node), ResTy, Result); in lowerBUILD_VECTOR()
1431 EVT ResTy = Node->getValueType(0); in lowerBUILD_VECTOR() local
1433 assert(ResTy.isVector()); in lowerBUILD_VECTOR()
1435 unsigned NumElts = ResTy.getVectorNumElements(); in lowerBUILD_VECTOR()
1436 SDValue Vector = DAG.getUNDEF(ResTy); in lowerBUILD_VECTOR()
1438 Vector = DAG.getNode(ISD::INSERT_VECTOR_ELT, DL, ResTy, Vector, in lowerBUILD_VECTOR()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/AsmParser/
H A DSystemZAsmParser.cpp1251 ParseStatus ResTy; in ParseDirectiveInsn() local
1253 ResTy = parseAnyReg(Operands); in ParseDirectiveInsn()
1255 ResTy = parseVR128(Operands); in ParseDirectiveInsn()
1257 ResTy = parseBDXAddr64(Operands); in ParseDirectiveInsn()
1259 ResTy = parseBDAddr64(Operands); in ParseDirectiveInsn()
1261 ResTy = parseBDVAddr64(Operands); in ParseDirectiveInsn()
1263 ResTy = parsePCRel32(Operands); in ParseDirectiveInsn()
1265 ResTy = parsePCRel16(Operands); in ParseDirectiveInsn()
1279 ResTy = ParseStatus::Success; in ParseDirectiveInsn()
1282 if (!ResTy.isSuccess()) in ParseDirectiveInsn()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMInstrNEON.td2523 string Dt, ValueType ResTy, ValueType OpTy, SDNode OpNode>
2526 [(set DPR:$Vd, (ResTy (OpNode (OpTy DPR:$Vm))))]>;
2529 string Dt, ValueType ResTy, ValueType OpTy, SDNode OpNode>
2532 [(set QPR:$Vd, (ResTy (OpNode (OpTy QPR:$Vm))))]>;
2538 ValueType ResTy, ValueType OpTy, SDPatternOperator IntOp>
2541 [(set DPR:$Vd, (ResTy (IntOp (OpTy DPR:$Vm))))]>;
2545 ValueType ResTy, ValueType OpTy, SDPatternOperator IntOp>
2548 [(set QPR:$Vd, (ResTy (IntOp (OpTy QPR:$Vm))))]>;
2553 ValueType ResTy, ValueType OpTy, SDPatternOperator IntOp>
2556 [(set DPR:$Vd, (ResTy (IntOp (OpTy DPR:$Vm))))]>;
[all …]
H A DARMTargetTransformInfo.h287 Type *ResTy, VectorType *ValTy,
290 InstructionCost getMulAccReductionCost(bool IsUnsigned, Type *ResTy,
/freebsd/contrib/llvm-project/llvm/lib/Analysis/
H A DLazyValueInfo.cpp1795 Type *ResTy = CmpInst::makeCmpResultType(C->getType()); in getPredicateResult() local
1800 return ConstantInt::getTrue(ResTy); in getPredicateResult()
1802 return ConstantInt::getFalse(ResTy); in getPredicateResult()
1814 return ConstantInt::getFalse(ResTy); in getPredicateResult()
1820 return ConstantInt::getTrue(ResTy); in getPredicateResult()
1852 Type *ResTy = CmpInst::makeCmpResultType(C->getType()); in getPredicateAt() local
1854 return ConstantInt::getFalse(ResTy); in getPredicateAt()
1856 return ConstantInt::getTrue(ResTy); in getPredicateAt()
H A DTargetTransformInfo.cpp1168 unsigned Opcode, bool IsUnsigned, Type *ResTy, VectorType *Ty, in getExtendedReductionCost() argument
1170 return TTIImpl->getExtendedReductionCost(Opcode, IsUnsigned, ResTy, Ty, FMF, in getExtendedReductionCost()
1175 bool IsUnsigned, Type *ResTy, VectorType *Ty, in getMulAccReductionCost() argument
1177 return TTIImpl->getMulAccReductionCost(IsUnsigned, ResTy, Ty, CostKind); in getMulAccReductionCost()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVTargetTransformInfo.cpp1333 unsigned Opcode, bool IsUnsigned, Type *ResTy, VectorType *ValTy, in getExtendedReductionCost() argument
1336 return BaseT::getExtendedReductionCost(Opcode, IsUnsigned, ResTy, ValTy, in getExtendedReductionCost()
1340 if (ResTy->getScalarSizeInBits() > ST->getELen()) in getExtendedReductionCost()
1341 return BaseT::getExtendedReductionCost(Opcode, IsUnsigned, ResTy, ValTy, in getExtendedReductionCost()
1345 return BaseT::getExtendedReductionCost(Opcode, IsUnsigned, ResTy, ValTy, in getExtendedReductionCost()
1350 if (ResTy->getScalarSizeInBits() != 2 * LT.second.getScalarSizeInBits()) in getExtendedReductionCost()
1351 return BaseT::getExtendedReductionCost(Opcode, IsUnsigned, ResTy, ValTy, in getExtendedReductionCost()
/freebsd/contrib/llvm-project/llvm/include/llvm/Analysis/
H A DTargetTransformInfo.h1525 bool IsUnsigned, Type *ResTy, VectorType *Ty,
1533 unsigned Opcode, bool IsUnsigned, Type *ResTy, VectorType *Ty,
2112 unsigned Opcode, bool IsUnsigned, Type *ResTy, VectorType *Ty,
2116 bool IsUnsigned, Type *ResTy, VectorType *Ty,
2798 getExtendedReductionCost(unsigned Opcode, bool IsUnsigned, Type *ResTy, in getExtendedReductionCost() argument
2801 return Impl.getExtendedReductionCost(Opcode, IsUnsigned, ResTy, Ty, FMF, in getExtendedReductionCost()
2805 getMulAccReductionCost(bool IsUnsigned, Type *ResTy, VectorType *Ty, in getMulAccReductionCost() argument
2807 return Impl.getMulAccReductionCost(IsUnsigned, ResTy, Ty, CostKind); in getMulAccReductionCost()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPULowerBufferFatPointers.cpp1295 Type *ResTy = PI.getType(); in visitPtrToIntInst() local
1296 unsigned Width = ResTy->getScalarSizeInBits(); in visitPtrToIntInst()
1304 Res = IRB.CreateIntCast(Off, ResTy, /*isSigned=*/false, in visitPtrToIntInst()
1307 Value *RsrcInt = IRB.CreatePtrToInt(Rsrc, ResTy, PI.getName() + ".rsrc"); in visitPtrToIntInst()
1310 ConstantExpr::getIntegerValue(ResTy, APInt(Width, BufferOffsetWidth)), in visitPtrToIntInst()
1312 Value *OffCast = IRB.CreateIntCast(Off, ResTy, /*isSigned=*/false, in visitPtrToIntInst()
H A DAMDGPULegalizerInfo.cpp4783 LLT ResTy = MRI.getType(Res); in legalizeFastUnsafeFDIV() local
4790 if (!AllowInaccurateRcp && ResTy != LLT::scalar(16)) in legalizeFastUnsafeFDIV()
4812 auto FNeg = B.buildFNeg(ResTy, RHS, Flags); in legalizeFastUnsafeFDIV()
4824 if (!AllowInaccurateRcp && (ResTy != LLT::scalar(16) || in legalizeFastUnsafeFDIV()
4829 auto RCP = B.buildIntrinsic(Intrinsic::amdgcn_rcp, {ResTy}) in legalizeFastUnsafeFDIV()
4845 LLT ResTy = MRI.getType(Res); in legalizeFastUnsafeFDIV64() local
4854 auto NegY = B.buildFNeg(ResTy, Y); in legalizeFastUnsafeFDIV64()
4855 auto One = B.buildFConstant(ResTy, 1.0); in legalizeFastUnsafeFDIV64()
4857 auto R = B.buildIntrinsic(Intrinsic::amdgcn_rcp, {ResTy}) in legalizeFastUnsafeFDIV64()
4861 auto Tmp0 = B.buildFMA(ResTy, NegY, R, One); in legalizeFastUnsafeFDIV64()
[all …]

123