Home
last modified time | relevance | path

Searched refs:PREFETCH (Results 1 – 25 of 37) sorted by relevance

12

/freebsd/sys/contrib/dev/mediatek/mt76/
H A Dmt792x_dma.c91 #define PREFETCH(base, depth) ((base) << 16 | (depth)) macro
94 mt76_wr(dev, MT_WFDMA0_RX_RING0_EXT_CTRL, PREFETCH(0x0, 0x4)); in mt792x_dma_prefetch()
95 mt76_wr(dev, MT_WFDMA0_RX_RING2_EXT_CTRL, PREFETCH(0x40, 0x4)); in mt792x_dma_prefetch()
96 mt76_wr(dev, MT_WFDMA0_RX_RING3_EXT_CTRL, PREFETCH(0x80, 0x4)); in mt792x_dma_prefetch()
97 mt76_wr(dev, MT_WFDMA0_RX_RING4_EXT_CTRL, PREFETCH(0xc0, 0x4)); in mt792x_dma_prefetch()
98 mt76_wr(dev, MT_WFDMA0_RX_RING5_EXT_CTRL, PREFETCH(0x100, 0x4)); in mt792x_dma_prefetch()
100 mt76_wr(dev, MT_WFDMA0_TX_RING0_EXT_CTRL, PREFETCH(0x140, 0x4)); in mt792x_dma_prefetch()
101 mt76_wr(dev, MT_WFDMA0_TX_RING1_EXT_CTRL, PREFETCH(0x180, 0x4)); in mt792x_dma_prefetch()
102 mt76_wr(dev, MT_WFDMA0_TX_RING2_EXT_CTRL, PREFETCH(0x1c0, 0x4)); in mt792x_dma_prefetch()
103 mt76_wr(dev, MT_WFDMA0_TX_RING3_EXT_CTRL, PREFETCH(0x200, 0x4)); in mt792x_dma_prefetch()
[all …]
/freebsd/sys/contrib/dev/mediatek/mt76/mt7996/
H A Ddma.c64 #define PREFETCH(_base, _depth) ((_base) << 16 | (_depth)) in __mt7996_dma_prefetch() macro
66 mt76_wr(dev, MT_MCUQ_EXT_CTRL(MT_MCUQ_FWDL) + ofs, PREFETCH(0x0, 0x2)); in __mt7996_dma_prefetch()
67 mt76_wr(dev, MT_MCUQ_EXT_CTRL(MT_MCUQ_WM) + ofs, PREFETCH(0x20, 0x2)); in __mt7996_dma_prefetch()
68 mt76_wr(dev, MT_TXQ_EXT_CTRL(0) + ofs, PREFETCH(0x40, 0x4)); in __mt7996_dma_prefetch()
69 mt76_wr(dev, MT_TXQ_EXT_CTRL(1) + ofs, PREFETCH(0x80, 0x4)); in __mt7996_dma_prefetch()
70 mt76_wr(dev, MT_MCUQ_EXT_CTRL(MT_MCUQ_WA) + ofs, PREFETCH(0xc0, 0x2)); in __mt7996_dma_prefetch()
71 mt76_wr(dev, MT_TXQ_EXT_CTRL(2) + ofs, PREFETCH(0xe0, 0x4)); in __mt7996_dma_prefetch()
72 mt76_wr(dev, MT_RXQ_BAND1_CTRL(MT_RXQ_MCU) + ofs, PREFETCH(0x120, 0x2)); in __mt7996_dma_prefetch()
73 mt76_wr(dev, MT_RXQ_BAND1_CTRL(MT_RXQ_MCU_WA) + ofs, PREFETCH(0x140, 0x2)); in __mt7996_dma_prefetch()
74 mt76_wr(dev, MT_RXQ_BAND1_CTRL(MT_RXQ_MAIN_WA) + ofs, PREFETCH(0x160, 0x2)); in __mt7996_dma_prefetch()
[all …]
/freebsd/sys/contrib/dev/mediatek/mt76/mt7915/
H A Ddma.c123 #define PREFETCH(_base, _depth) ((_base) << 16 | (_depth)) in __mt7915_dma_prefetch() macro
127 mt76_wr(dev, MT_MCUQ_EXT_CTRL(MT_MCUQ_FWDL) + ofs, PREFETCH(0x0, 0x4)); in __mt7915_dma_prefetch()
128 mt76_wr(dev, MT_MCUQ_EXT_CTRL(MT_MCUQ_WM) + ofs, PREFETCH(0x40, 0x4)); in __mt7915_dma_prefetch()
129 mt76_wr(dev, MT_TXQ_EXT_CTRL(0) + ofs, PREFETCH(0x80, 0x4)); in __mt7915_dma_prefetch()
130 mt76_wr(dev, MT_TXQ_EXT_CTRL(1) + ofs, PREFETCH(0xc0, 0x4)); in __mt7915_dma_prefetch()
131 mt76_wr(dev, MT_MCUQ_EXT_CTRL(MT_MCUQ_WA) + ofs, PREFETCH(0x100, 0x4)); in __mt7915_dma_prefetch()
134 PREFETCH(0x140, 0x4)); in __mt7915_dma_prefetch()
136 PREFETCH(0x180, 0x4)); in __mt7915_dma_prefetch()
139 PREFETCH(0x1c0, 0x4)); in __mt7915_dma_prefetch()
143 PREFETCH(0x1c0 + base, 0x4)); in __mt7915_dma_prefetch()
[all …]
/freebsd/contrib/ntp/scripts/update-leap/
H A Dupdate-leap.sh31 PREFETCH="60 days"
71 "$PREFETCH"
336 if [ -n "$FORCE" ] || ! verifySHA $LEAPFILE "$VERBOSE" || [ $EXPIRES -lt `date -d "NOW + $PREFETCH"…
H A Dupdate-leap.in59 my $PREFETCH = 60;
100 $PREFETCH = $opt{e} if defined $opt{e};
181 ( $EXPIRES lt ( $PREFETCH * 86400 + time() ) )) {
407 $PREFETCH
H A Dupdate-leap-opts.def79 "$PREFETCH"
H A Dinvoke-update-leap.texi215 "$PREFETCH"
/freebsd/contrib/llvm-project/compiler-rt/lib/scudo/standalone/
H A Dinternal_defs.h43 #define PREFETCH(X) __asm__("prefetchnta (%0)" : : "r"(X)) macro
45 #define PREFETCH(X) __builtin_prefetch(X) macro
H A Dquarantine.h296 PREFETCH(B->Batch[I]); in doRecycle()
299 PREFETCH(B->Batch[I + NumberOfPrefetch]); in doRecycle()
/freebsd/contrib/llvm-project/compiler-rt/lib/sanitizer_common/
H A Dsanitizer_internal_defs.h233 # define PREFETCH(x) /* _mm_prefetch(x, _MM_HINT_NTA) */ (void)0 macro
249 # define PREFETCH(x) __asm__("prefetchnta (%0)" : : "r" (x)) macro
251 # define PREFETCH(x) __builtin_prefetch(x) macro
H A Dsanitizer_quarantine.h184 PREFETCH(b->batch[i]); in DoRecycle()
187 PREFETCH(b->batch[i + kPrefetch]); in DoRecycle()
H A Dsanitizer_allocator_local_cache.h169 PREFETCH(c->batch[c->count - 1]); in Allocate()
/freebsd/sys/contrib/openzfs/module/zfs/
H A Dvdev_raidz_math_scalar.c90 #define PREFETCH(ptr, offset) {} macro
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86Instr3DNow.td77 def PREFETCH : I3DNow<0x0D, MRM0m, (outs), (ins i8mem:$addr),
H A DX86IntrinsicsInfo.h26 PREFETCH, enumerator
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h1262 PREFETCH, enumerator
H A DSelectionDAGNodes.h1452 case ISD::PREFETCH:
1581 N->getOpcode() == ISD::PREFETCH ||
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.h387 PREFETCH enumerator
H A DSystemZOperators.td453 def z_prefetch : SDNode<"SystemZISD::PREFETCH", SDT_ZPrefetch,
H A DSystemZISelLowering.cpp384 setOperationAction(ISD::PREFETCH, MVT::Other, Custom); in SystemZTargetLowering()
4801 return DAG.getMemIntrinsicNode(SystemZISD::PREFETCH, DL, in lowerPREFETCH()
6209 case ISD::PREFETCH: in LowerOperation()
6505 OPCODE(PREFETCH); in getTargetNodeName()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGDumper.cpp82 case ISD::PREFETCH: return "Prefetch"; in getOperationName()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.h314 PREFETCH, enumerator
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp811 setOperationAction(ISD::PREFETCH, MVT::Other, Expand); in initActions()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp709 // Need to transform ISD::PREFETCH into something that doesn't inherit
710 // all of the properties of ISD::PREFETCH, specifically SDNPMayLoad and
1507 // FTRUNC, PREFETCH, SIGN_EXTEND_VECTOR_INREG, ZERO_EXTEND_VECTOR_INREG, in HexagonTargetLowering()
1520 setOperationAction(ISD::PREFETCH, MVT::Other, Custom); in HexagonTargetLowering()
3399 case ISD::PREFETCH: return LowerPREFETCH(Op, DAG); in LowerOperation()
H A DHexagonPatterns.td3363 // We need custom lowering of ISD::PREFETCH into HexagonISD::DCFETCH
3364 // because the SDNode ISD::PREFETCH has properties MayLoad and MayStore.

12