Home
last modified time | relevance | path

Searched refs:Amt (Results 1 – 25 of 49) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/include/llvm/ADT/
H A DAPSInt.h151 APSInt operator>>(unsigned Amt) const {
152 return IsUnsigned ? APSInt(lshr(Amt), true) : APSInt(ashr(Amt), false);
154 APSInt &operator>>=(unsigned Amt) {
156 lshrInPlace(Amt);
158 ashrInPlace(Amt);
161 APSInt relativeShr(unsigned Amt) const { in relativeShr() argument
162 return IsUnsigned ? APSInt(relativeLShr(Amt), true) in relativeShr()
163 : APSInt(relativeAShr(Amt), false); in relativeShr()
213 APSInt &operator<<=(unsigned Amt) {
214 static_cast<APInt &>(*this) <<= Amt;
[all …]
H A DAPFixedPoint.h198 APFixedPoint shl(unsigned Amt, bool *Overflow = nullptr) const;
199 APFixedPoint shr(unsigned Amt, bool *Overflow = nullptr) const {
203 return APFixedPoint(Val >> Amt, Sema);
H A DAPInt.h997 APInt sshl_ov(const APInt &Amt, bool &Overflow) const;
998 APInt sshl_ov(unsigned Amt, bool &Overflow) const;
999 APInt ushl_ov(const APInt &Amt, bool &Overflow) const;
1000 APInt ushl_ov(unsigned Amt, bool &Overflow) const;
/freebsd/contrib/llvm-project/clang/lib/AST/
H A DFormatString.cpp82 const OptionalAmount &Amt = ParseAmount(I, E); in ParsePositionAmount() local
84 if (Amt.getHowSpecified() == OptionalAmount::NotSpecified) { in ParsePositionAmount()
95 assert(Amt.getHowSpecified() == OptionalAmount::Constant); in ParsePositionAmount()
101 if (Amt.getConstantAmount() == 0) { in ParsePositionAmount()
109 return OptionalAmount(OptionalAmount::Arg, Amt.getConstantAmount() - 1, in ParsePositionAmount()
132 const OptionalAmount Amt = in ParseFieldWidth() local
136 if (Amt.isInvalid()) in ParseFieldWidth()
138 CS.setFieldWidth(Amt); in ParseFieldWidth()
151 const OptionalAmount &Amt = ParseAmount(I, E); in ParseArgPosition() local
159 if (Amt.getHowSpecified() == OptionalAmount::Constant && *(I++) == '$') { in ParseArgPosition()
[all …]
H A DScanfFormatString.cpp132 const OptionalAmount &Amt = clang::analyze_format_string::ParseAmount(I, E); in ParseScanfSpecifier() local
133 if (Amt.getHowSpecified() != OptionalAmount::NotSpecified) { in ParseScanfSpecifier()
134 assert(Amt.getHowSpecified() == OptionalAmount::Constant); in ParseScanfSpecifier()
135 FS.setFieldWidth(Amt); in ParseScanfSpecifier()
H A DPrintfFormatString.cpp44 const OptionalAmount Amt = ParsePositionAmount(H, Start, Beg, E, in ParsePrecision() local
46 if (Amt.isInvalid()) in ParsePrecision()
48 FS.setPrecision(Amt); in ParsePrecision()
/freebsd/contrib/llvm-project/clang/include/clang/AST/
H A DFormatString.h464 void setVectorNumElts(const OptionalAmount &Amt) { in setVectorNumElts() argument
465 VectorNumElts = Amt; in setVectorNumElts()
472 void setFieldWidth(const OptionalAmount &Amt) { in setFieldWidth() argument
473 FieldWidth = Amt; in setFieldWidth()
588 void setPrecision(const OptionalAmount &Amt) { in setPrecision() argument
589 Precision = Amt; in setPrecision()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeIntegerTypes.cpp1532 SDValue Amt = N->getOperand(2); in PromoteIntRes_FunnelShift() local
1533 if (getTypeAction(Amt.getValueType()) == TargetLowering::TypePromoteInteger) in PromoteIntRes_FunnelShift()
1534 Amt = ZExtPromotedInteger(Amt); in PromoteIntRes_FunnelShift()
1535 EVT AmtVT = Amt.getValueType(); in PromoteIntRes_FunnelShift()
1546 Amt = DAG.getNode(ISD::UREM, DL, AmtVT, Amt, in PromoteIntRes_FunnelShift()
1554 if (NewBits >= (2 * OldBits) && !isa<ConstantSDNode>(Amt) && in PromoteIntRes_FunnelShift()
1560 Res = DAG.getNode(IsFSHR ? ISD::SRL : ISD::SHL, DL, VT, Res, Amt); in PromoteIntRes_FunnelShift()
1573 Amt = DAG.getNode(ISD::ADD, DL, AmtVT, Amt, ShiftOffset); in PromoteIntRes_FunnelShift()
1575 return DAG.getNode(Opcode, DL, VT, Hi, Lo, Amt); in PromoteIntRes_FunnelShift()
1582 SDValue Amt = N->getOperand(2); in PromoteIntRes_VPFunnelShift() local
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCFrameLowering.cpp473 unsigned Amt = Old.getOperand(0).getImm(); in eliminateCallFramePseudoInstr() local
476 if (Amt > AFI->MaxCallStackReq && Old.getOpcode() == ARC::ADJCALLSTACKDOWN) in eliminateCallFramePseudoInstr()
477 AFI->MaxCallStackReq = Amt; in eliminateCallFramePseudoInstr()
479 if (Amt != 0) { in eliminateCallFramePseudoInstr()
484 emitRegUpdate(MBB, I, dl, ARC::SP, Amt, IsAdd, TII); in eliminateCallFramePseudoInstr()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstCombineIntrinsic.cpp203 Value *Amt = II.getArgOperand(1); in simplifyX86immShift() local
206 Type *AmtVT = Amt->getType(); in simplifyX86immShift()
216 llvm::computeKnownBits(Amt, II.getDataLayout()); in simplifyX86immShift()
218 Amt = Builder.CreateZExtOrTrunc(Amt, SVT); in simplifyX86immShift()
219 Amt = Builder.CreateVectorSplat(VWidth, Amt); in simplifyX86immShift()
220 return (LogicalShift ? (ShiftLeft ? Builder.CreateShl(Vec, Amt) in simplifyX86immShift()
221 : Builder.CreateLShr(Vec, Amt)) in simplifyX86immShift()
222 : Builder.CreateAShr(Vec, Amt)); in simplifyX86immShift()
227 Amt = ConstantInt::get(SVT, BitWidth - 1); in simplifyX86immShift()
228 return Builder.CreateAShr(Vec, Builder.CreateVectorSplat(VWidth, Amt)); in simplifyX86immShift()
[all …]
H A DX86ISelLowering.cpp4658 SDValue Amt = DAG.getTargetConstant(EltSizeInBits, dl, MVT::i8); in getPack() local
4661 LHS = DAG.getNode(X86ISD::VSRLI, dl, OpVT, LHS, Amt); in getPack()
4662 RHS = DAG.getNode(X86ISD::VSRLI, dl, OpVT, RHS, Amt); in getPack()
4672 LHS = DAG.getNode(X86ISD::VSHLI, dl, OpVT, LHS, Amt); in getPack()
4673 RHS = DAG.getNode(X86ISD::VSHLI, dl, OpVT, RHS, Amt); in getPack()
4675 LHS = DAG.getNode(X86ISD::VSRAI, dl, OpVT, LHS, Amt); in getPack()
4676 RHS = DAG.getNode(X86ISD::VSRAI, dl, OpVT, RHS, Amt); in getPack()
6866 uint64_t Amt = AmtC->getZExtValue(); in findEltLoadSrc() local
6867 if ((Amt % 8) == 0 && findEltLoadSrc(Elt.getOperand(0), Ld, ByteOffset)) { in findEltLoadSrc()
6868 ByteOffset += Amt / 8; in findEltLoadSrc()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Support/
H A DAPFixedPoint.cpp353 APFixedPoint APFixedPoint::shl(unsigned Amt, bool *Overflow) const { in shl() argument
365 Amt = std::min(Amt, ThisVal.getBitWidth()); in shl()
366 APSInt Result = ThisVal << Amt; in shl()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DLegalizerHelper.cpp5190 LegalizerHelper::narrowScalarShiftByConstant(MachineInstr &MI, const APInt &Amt, in narrowScalarShiftByConstant() argument
5197 if (Amt.isZero()) { in narrowScalarShiftByConstant()
5209 if (Amt.ugt(VTBits)) { in narrowScalarShiftByConstant()
5211 } else if (Amt.ugt(NVTBits)) { in narrowScalarShiftByConstant()
5214 MIRBuilder.buildConstant(AmtTy, Amt - NVTBits)); in narrowScalarShiftByConstant()
5215 } else if (Amt == NVTBits) { in narrowScalarShiftByConstant()
5219 Lo = MIRBuilder.buildShl(NVT, InL, MIRBuilder.buildConstant(AmtTy, Amt)); in narrowScalarShiftByConstant()
5221 MIRBuilder.buildShl(NVT, InH, MIRBuilder.buildConstant(AmtTy, Amt)); in narrowScalarShiftByConstant()
5223 NVT, InL, MIRBuilder.buildConstant(AmtTy, -Amt + NVTBits)); in narrowScalarShiftByConstant()
5227 if (Amt.ugt(VTBits)) { in narrowScalarShiftByConstant()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonVectorCombine.cpp126 Value *Amt) const;
128 Value *Amt) const;
2337 Value *Hi, Value *Amt) const -> Value * { in vlalignb()
2339 if (isZero(Amt)) in vlalignb()
2342 if (auto IntAmt = getIntValue(Amt)) in vlalignb()
2350 Hi->getType(), {Hi, Lo, Amt}); in vlalignb()
2356 Builder.CreateLShr(Builder.CreateShl(Pair, Amt, "shl"), 32, "lsr"); in vlalignb()
2362 Value *Sub = Builder.CreateSub(getConstInt(VecLen), Amt, "sub"); in vlalignb()
2369 Value *Hi, Value *Amt) const -> Value * { in vralignb()
2371 if (isZero(Amt)) in vralignb()
[all …]
H A DHexagonISelDAGToDAGHVX.cpp1292 auto valign = [this](OpRef Lo, OpRef Hi, unsigned Amt, MVT Ty, in packs()
1294 if (Amt == 0) in packs()
1297 if (isUInt<3>(Amt) || isUInt<3>(HwLen - Amt)) { in packs()
1298 bool IsRight = isUInt<3>(Amt); // Right align. in packs()
1299 SDValue S = getConst32(IsRight ? Amt : HwLen - Amt, dl); in packs()
1304 Results.push(Hexagon::A2_tfrsi, MVT::i32, {getConst32(Amt, dl)}); in packs()
1293 __anon9fc097470c02(OpRef Lo, OpRef Hi, unsigned Amt, MVT Ty, ResultStack &Results) packs() argument
/freebsd/contrib/llvm-project/llvm/include/llvm/IR/
H A DBasicBlock.h759 void AdjustBlockAddressRefCount(int Amt) { in AdjustBlockAddressRefCount() argument
761 Bits.BlockAddressRefCount += Amt; in AdjustBlockAddressRefCount()
/freebsd/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRISelLowering.cpp334 SDValue Amt = N->getOperand(1); in LowerShifts() local
335 EVT AmtVT = Amt.getValueType(); in LowerShifts()
336 Amt = DAG.getNode(ISD::AND, dl, AmtVT, Amt, in LowerShifts()
338 return DAG.getNode(AVRISD::ROLLOOP, dl, VT, N->getOperand(0), Amt); in LowerShifts()
341 SDValue Amt = N->getOperand(1); in LowerShifts() local
342 EVT AmtVT = Amt.getValueType(); in LowerShifts()
343 Amt = DAG.getNode(ISD::AND, dl, AmtVT, Amt, in LowerShifts()
345 return DAG.getNode(AVRISD::RORLOOP, dl, VT, N->getOperand(0), Amt); in LowerShifts()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/
H A DARMInstPrinter.cpp818 unsigned Amt = ShiftOp & 0x1f; in printShiftImmOperand() local
821 markup(O, Markup::Immediate) << "#" << (Amt == 0 ? 32 : Amt); in printShiftImmOperand()
822 } else if (Amt) { in printShiftImmOperand()
824 markup(O, Markup::Immediate) << "#" << Amt; in printShiftImmOperand()
/freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/
H A DInstCombineSimplifyDemanded.cpp1361 Constant *Amt = ConstantInt::get(VarX->getType(), ShlAmt - ShrAmt); in simplifyShrShlDemandedBits() local
1362 New = BinaryOperator::CreateShl(VarX, Amt); in simplifyShrShlDemandedBits()
1367 Constant *Amt = ConstantInt::get(VarX->getType(), ShrAmt - ShlAmt); in simplifyShrShlDemandedBits() local
1368 New = isLshr ? BinaryOperator::CreateLShr(VarX, Amt) : in simplifyShrShlDemandedBits()
1369 BinaryOperator::CreateAShr(VarX, Amt); in simplifyShrShlDemandedBits()
H A DInstCombineCasts.cpp1076 const APInt *Amt; in canEvaluateZExtd() local
1077 if (match(I->getOperand(1), m_APInt(Amt))) { in canEvaluateZExtd()
1080 uint64_t ShiftAmt = Amt->getZExtValue(); in canEvaluateZExtd()
1089 const APInt *Amt; in canEvaluateZExtd() local
1090 if (match(I->getOperand(1), m_APInt(Amt))) { in canEvaluateZExtd()
1093 BitsToClear += Amt->getZExtValue(); in canEvaluateZExtd()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/
H A DMachineIRBuilder.h2196 const SrcOp &Amt) { in buildRotateRight() argument
2197 return buildInstr(TargetOpcode::G_ROTR, {Dst}, {Src, Amt}); in buildRotateRight()
2202 const SrcOp &Amt) { in buildRotateLeft() argument
2203 return buildInstr(TargetOpcode::G_ROTL, {Dst}, {Src, Amt}); in buildRotateLeft()
H A DLegalizerHelper.h336 LegalizeResult narrowScalarShiftByConstant(MachineInstr &MI, const APInt &Amt,
/freebsd/contrib/llvm-project/llvm/lib/IR/
H A DAutoUpgrade.cpp1734 Value *Amt = CI.getArgOperand(1); in upgradeX86Rotate() local
1739 if (Amt->getType() != Ty) { in upgradeX86Rotate()
1741 Amt = Builder.CreateIntCast(Amt, Ty->getScalarType(), false); in upgradeX86Rotate()
1742 Amt = Builder.CreateVectorSplat(NumElts, Amt); in upgradeX86Rotate()
1747 Value *Res = Builder.CreateCall(Intrin, {Src, Src, Amt}); in upgradeX86Rotate()
1801 Value *Amt = CI.getArgOperand(2); in upgradeX86ConcatShift() local
1809 if (Amt->getType() != Ty) { in upgradeX86ConcatShift()
1811 Amt = Builder.CreateIntCast(Amt, Ty->getScalarType(), false); in upgradeX86ConcatShift()
1812 Amt = Builder.CreateVectorSplat(NumElts, Amt); in upgradeX86ConcatShift()
1817 Value *Res = Builder.CreateCall(Intrin, {Op0, Op1, Amt}); in upgradeX86ConcatShift()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DGCNHazardRecognizer.cpp1789 MachineOperand *Amt = TII.getNamedOperand(*MI, AMDGPU::OpName::src0); in fixShift64HighRegBug() local
1790 if (!Amt->isReg()) in fixShift64HighRegBug()
1793 Register AmtReg = Amt->getReg(); in fixShift64HighRegBug()
1863 Amt->setReg(NewAmt); in fixShift64HighRegBug()
1864 Amt->setIsKill(false); in fixShift64HighRegBug()
1866 Amt->setIsUndef(); in fixShift64HighRegBug()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVInstrInfo.h249 Register DestReg, uint32_t Amt, MachineInstr::MIFlag Flag) const;

12