| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/Disassembler/ |
| H A D | AArch64ExternalSymbolizer.cpp | 110 MI.getOpcode() == AArch64::ADR) { in tryAddingSymbolicOperand()
119 } else if (MI.getOpcode() == AArch64::ADR) { in tryAddingSymbolicOperand()
|
| /freebsd/sys/contrib/device-tree/Bindings/iio/temperature/ |
| H A D | tmp007.txt | 8 - reg: the I2C address of the sensor (changeable via ADR pins)
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64SchedPredExynos.td | 122 [ADR, ADRP,
|
| H A D | AArch64MacroFusion.cpp | 229 case AArch64::ADR: in isAddressLdStPair()
|
| H A D | AArch64PointerAuth.cpp | 87 BuildMI(MBB, MBBI, DL, TII->get(AArch64::ADR)) in BuildPACM()
|
| H A D | AArch64ISelLowering.h | 89 ADR, // ADR enumerator
|
| H A D | AArch64AsmPrinter.cpp | 1351 EmitToStreamer(OutStreamer, MCInstBuilder(AArch64::ADR) in LowerJumpTableDest()
1497 MCInstBuilder(AArch64::ADR).addReg(AArch64::X17).addExpr(AdrLabelE)); in LowerHardenedBRJumpTable()
|
| H A D | AArch64SchedCyclone.td | 141 // ADR,ADRP
|
| H A D | AArch64SchedExynosM3.td | 510 def : InstRW<[M3WriteZ0], (instrs ADR, ADRP)>;
|
| H A D | AArch64SchedTSV110.td | 410 def : InstRW<[TSV110Wr_1cyc_1ALUAB], (instrs ADR, ADRP)>;
|
| H A D | AArch64SchedAmpere1.td | 983 def : InstRW<[Ampere1Write_1cyc_1A], (instrs ADR, ADRP)>;
|
| H A D | AArch64SchedAmpere1B.td | 965 def : InstRW<[Ampere1BWrite_1cyc_1A], (instrs ADR, ADRP)>;
|
| H A D | AArch64SchedExynosM4.td | 605 def : InstRW<[M4WriteZ0], (instrs ADR, ADRP)>;
|
| H A D | AArch64SchedExynosM5.td | 652 def : InstRW<[M5WriteZ0], (instrs ADR, ADRP)>;
|
| /freebsd/sys/contrib/device-tree/Bindings/mips/cavium/ |
| H A D | bootbus.txt | 32 - cavium,t-adr: A cell specifying the ADR timing (in nS).
|
| /freebsd/sys/contrib/edk2/Include/Protocol/ |
| H A D | DevicePath.h | 279 UINT32 ADR; member
|
| /freebsd/lib/libefivar/ |
| H A D | efivar-dp-format.c | 644 UefiDevicePathLibCatPrint (Str, "AcpiAdr(0x%x", AcpiAdr->ADR); in DevPathToTextAcpiAdr()
645 Addr = &AcpiAdr->ADR + 1; in DevPathToTextAcpiAdr()
|
| H A D | efivar-dp-parse.c | 1126 (&AcpiAdr->ADR)[Index] = (UINT32)Strtoi (DisplayDeviceStr); in DevPathFromTextAcpiAdr()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZInstrHFP.td | 134 def ADR : BinaryRR<"adr", 0x2A, null_frag, FP64, FP64>;
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/ |
| H A D | AArch64MCCodeEmitter.cpp | 73 /// getAdrLabelOpValue - Return encoding info for 21-bit immediate ADR label
252 /// getAdrLabelOpValue - Return encoding info for 21-bit immediate ADR label in getAdrLabelOpValue()
266 MCFixupKind Kind = MI.getOpcode() == AArch64::ADR in getAdrLabelOpValue()
418 assert(MO.isExpr() && "Unexpected ADR target type!"); in getBranchTargetOpValue()
440 assert(MO.isExpr() && "Unexpected ADR target type!"); in getVecShifterOpValue()
|
| H A D | AArch64MCTargetDesc.cpp | 421 if (Inst.getOpcode() == AArch64::ADR) in evaluateBranch()
|
| /freebsd/contrib/file/magic/Magdir/ |
| H A D | hp | 208 >8 leshort 0x2911 (ADR)
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMAsmPrinter.cpp | 1469 : ARM::ADR)) in emitInstruction()
1485 : ARM::ADR)) in emitInstruction()
|
| H A D | ARMScheduleR52.td | 326 (instregex "ADR", "MOVsi", "MVNS?s?i", "t2MOVS?si")>;
|
| H A D | ARMScheduleSwift.td | 129 // ADC,ADD,NEG,RSB,RSC,SBC,SUB,ADR
|