Home
last modified time | relevance | path

Searched full:vdecsys (Results 1 – 25 of 42) sorted by relevance

12

/linux/Documentation/devicetree/bindings/clock/
H A Dmediatek,syscon.yaml23 - mediatek,mt2701-vdecsys
29 - mediatek,mt2712-vdecsys
33 - mediatek,mt6735-vdecsys
43 - mediatek,mt6779-vdecsys
46 - mediatek,mt6797-vdecsys
50 - mediatek,mt8167-vdecsys
52 - mediatek,mt8173-vdecsys
63 - mediatek,mt8183-vdecsys
75 - const: mediatek,mt7623-vdecsys
76 - const: mediatek,mt2701-vdecsys
H A Dmediatek,mt6795-clock.yaml27 - mediatek,mt6795-vdecsys
55 vdecsys: clock-controller@16000000 {
56 compatible = "mediatek,mt6795-vdecsys";
H A Dmediatek,mt8192-clock.yaml31 - mediatek,mt8192-vdecsys
138 vdecsys: clock-controller@1602f000 {
139 compatible = "mediatek,mt8192-vdecsys";
H A Dmediatek,mt8188-clock.yaml43 - mediatek,mt8188-vdecsys
44 - mediatek,mt8188-vdecsys-soc
H A Dmediatek,mt8195-clock.yaml47 - mediatek,mt8195-vdecsys
206 vdecsys: clock-controller@1802f000 {
207 compatible = "mediatek,mt8195-vdecsys";
H A Dmediatek,mt8365-clock.yaml19 - mediatek,mt8365-vdecsys
H A Dmediatek,mt8186-clock.yaml31 - mediatek,mt8186-vdecsys
/linux/drivers/clk/mediatek/
H A DKconfig42 bool "Clock driver for MediaTek MT2701 vdecsys"
45 This driver supports MediaTek MT2701 vdecsys clocks.
116 tristate "Clock driver for MediaTek MT2712 vdecsys"
119 This driver supports MediaTek MT2712 vdecsys clocks.
151 tristate "Clock driver for MediaTek MT6735 vdecsys"
155 by vdecsys on the MediaTek MT6735 SoC.
283 tristate "Clock driver for MediaTek MT6779 vdecsys"
286 This driver supports MediaTek MT6779 vdecsys clocks.
331 tristate "Clock driver for MediaTek MT6795 VDECSYS"
335 This driver supports MediaTek MT6795 vdecsys clocks.
[all …]
H A Dclk-mt6735-vdecsys.c12 #include <dt-bindings/clock/mediatek,mt6735-vdecsys.h>
13 #include <dt-bindings/reset/mediatek,mt6735-vdecsys.h>
63 { .compatible = "mediatek,mt6735-vdecsys", .data = &vdecsys_clks },
71 .name = "clk-mt6735-vdecsys",
78 MODULE_DESCRIPTION("MediaTek MT6735 vdecsys clock and reset driver");
H A Dclk-mt8173-vdecsys.c42 { .compatible = "mediatek,mt8173-vdecsys", .data = &vdec_desc },
51 .name = "clk-mt8173-vdecsys",
57 MODULE_DESCRIPTION("MediaTek MT8173 vdecsys clocks driver");
H A Dclk-mt6795-vdecsys.c40 { .compatible = "mediatek,mt6795-vdecsys", .data = &vdec_desc },
49 .name = "clk-mt6795-vdecsys",
55 MODULE_DESCRIPTION("MediaTek MT6795 vdecsys clocks driver");
H A Dclk-mt8167-vdec.c49 { .compatible = "mediatek,mt8167-vdecsys", .data = &vdec_desc },
58 .name = "clk-mt8167-vdecsys",
H A Dclk-mt8188-vdec.c76 { .compatible = "mediatek,mt8188-vdecsys-soc", .data = &vdec1_desc },
77 { .compatible = "mediatek,mt8188-vdecsys", .data = &vdec2_desc },
H A DMakefile8 obj-$(CONFIG_COMMON_CLK_MT6735_VDECSYS) += clk-mt6735-vdecsys.o
30 obj-$(CONFIG_COMMON_CLK_MT6795_VDECSYS) += clk-mt6795-vdecsys.o
86 obj-$(CONFIG_COMMON_CLK_MT8173_VDECSYS) += clk-mt8173-vdecsys.o
H A Dclk-mt6795-vencsys.c50 MODULE_DESCRIPTION("MediaTek MT6795 vdecsys clocks driver");
H A Dclk-mt6779-vdec.c49 .compatible = "mediatek,mt6779-vdecsys",
H A Dclk-mt8365-vdec.c47 .compatible = "mediatek,mt8365-vdecsys",
H A Dclk-mt8173-img.c55 MODULE_DESCRIPTION("MediaTek MT8173 vdecsys clocks driver");
H A Dclk-mt8183-vdec.c48 .compatible = "mediatek,mt8183-vdecsys",
H A Dclk-mt6797-vdec.c47 .compatible = "mediatek,mt6797-vdecsys",
/linux/arch/arm64/boot/dts/mediatek/
H A Dmt8167.dtsi110 vdecsys: syscon@16000000 { label
111 compatible = "mediatek,mt8167-vdecsys", "syscon";
166 clocks = <&vdecsys CLK_VDEC_CKEN>,
167 <&vdecsys CLK_VDEC_LARB1_CKEN>;
H A Dmt6779.dtsi263 vdecsys: clock-controller@16000000 { label
264 compatible = "mediatek,mt6779-vdecsys", "syscon";
/linux/Documentation/devicetree/bindings/memory-controllers/
H A Dmediatek,smi-larb.yaml140 clocks = <&vdecsys CLK_VDEC_CKEN>,
141 <&vdecsys CLK_VDEC_LARB_CKEN>;
/linux/arch/arm/boot/dts/mediatek/
H A Dmt2701.dtsi582 vdecsys: syscon@16000000 { label
583 compatible = "mediatek,mt2701-vdecsys", "syscon";
593 clocks = <&vdecsys CLK_VDEC_CKGEN>,
594 <&vdecsys CLK_VDEC_LARB>;
H A Dmt7623n.dtsi77 clocks = <&vdecsys CLK_VDEC_CKGEN>,
78 <&vdecsys CLK_VDEC_LARB>;

12