/linux/Documentation/devicetree/bindings/phy/ |
H A D | marvell,armada-3700-utmi-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/phy/marvell,armada-3700-utmi-phy.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Miquel Raynal <miquel.raynal@bootlin.com> 14 On Armada 3700, there are two USB controllers, one is compatible with 22 - marvell,a3700-utmi-host-phy 23 - marvell,a3700-utmi-otg-phy 24 reg: 27 "#phy-cells": [all …]
|
H A D | dm816x-phy.txt | 1 Device tree binding documentation for am816x USB PHY 5 - compatible : should be "ti,dm816x-usb-phy" 6 - reg : offset and length of the PHY register set. 7 - reg-names : name for the phy registers 8 - clocks : phandle to the clock 9 - clock-names : name of the clock 10 - syscon: phandle for the syscon node to access misc registers 11 - #phy-cells : from the generic PHY bindings, must be 1 12 - syscon: phandle for the syscon node to access misc registers 16 usb_phy0: usb-phy@20 { [all …]
|
H A D | mediatek,xsphy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 4 --- 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: MediaTek XS-PHY Controller 11 - Chunfeng Yun <chunfeng.yun@mediatek.com> 14 The XS-PHY controller supports physical layer functionality for USB3.1 18 ---------------------------------- 20 u2 port0 0x0000 MISC 23 u2 port1 0x1000 MISC 26 u2 port2 0x2000 MISC [all …]
|
/linux/Documentation/devicetree/bindings/extcon/ |
H A D | qcom,pm8941-misc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/extcon/qcom,pm8941-misc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm Technologies, Inc. PM8941 USB ID Extcon device 10 - Guru Das Srinagesh <quic_gurus@quicinc.com> 13 Some Qualcomm PMICs have a "misc" module that can be used to detect when 14 the USB ID pin has been pulled low or high. 19 - const: qcom,pm8941-misc 21 reg: [all …]
|
/linux/Documentation/devicetree/bindings/power/supply/ |
H A D | qcom,pm8916-lbc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/power/supply/qcom,pm8916-lbc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Nikita Travkin <nikita@trvn.ru> 17 - $ref: power-supply.yaml# 21 const: qcom,pm8916-lbc 23 reg: 25 - description: Charger 26 - description: Battery [all …]
|
/linux/arch/arm/boot/dts/nspire/ |
H A D | nspire.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 7 #address-cells = <1>; 8 #size-cells = <1>; 9 interrupt-parent = <&intc>; 12 #address-cells = <1>; 13 #size-cells = <0>; 16 compatible = "arm,arm926ej-s"; 18 reg = <0>; 23 reg = <0x00000000 0x80000>; 27 compatible = "mmio-sram"; [all …]
|
/linux/arch/arm64/boot/dts/marvell/ |
H A D | armada-37xx.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 * Gregory CLEMENT <gregory.clement@free-electrons.com> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 16 interrupt-parent = <&gic>; 17 #address-cells = <2>; 18 #size-cells = <2>; 25 reserved-memory { 26 #address-cells = <2>; 27 #size-cells = <2>; 34 psci-area@4000000 { [all …]
|
/linux/arch/mips/boot/dts/qca/ |
H A D | ar9132.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/clock/ath79-clk.h> 7 #address-cells = <1>; 8 #size-cells = <1>; 11 #address-cells = <1>; 12 #size-cells = <0>; 18 reg = <0>; 22 cpuintc: interrupt-controller { 23 compatible = "qca,ar9132-cpu-intc", "qca,ar7100-cpu-intc"; 25 interrupt-controller; [all …]
|
H A D | ar9331.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/clock/ath79-clk.h> 7 #address-cells = <1>; 8 #size-cells = <1>; 11 #address-cells = <1>; 12 #size-cells = <0>; 18 reg = <0>; 22 cpuintc: interrupt-controller { 23 compatible = "qca,ar7100-cpu-intc"; 25 interrupt-controller; [all …]
|
/linux/Documentation/devicetree/bindings/clock/ |
H A D | google,gs101-clock.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/clock/google,gs101-clock.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Peter Griffin <peter.griffin@linaro.org> 16 is OSCCLK (24.576 MHz). That external clock must be defined as a fixed-rate 19 CMU_TOP is a top-level CMU, where all base clocks are prepared using PLLs and 25 'dt-bindings/clock/gs101.h' header. 30 - google,gs101-cmu-top 31 - google,gs101-cmu-apm [all …]
|
/linux/Documentation/devicetree/bindings/mfd/ |
H A D | syscon.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 12 represent as any specific type of device. The typical use-case is 13 for some other node's driver, or platform-specific code, to acquire 20 - Lee Jones <lee@kernel.org> 30 - al,alpine-sysfabric-servic 31 - allwinner,sun8i-a83t-system-controller 32 - allwinner,sun8i-h3-system-controller 33 - allwinner,sun8i-v3s-system-controller [all …]
|
/linux/drivers/phy/marvell/ |
H A D | phy-mvebu-a3700-utmi.c | 1 // SPDX-License-Identifier: GPL-2.0 48 /* Armada 3700 USB miscellaneous registers */ 59 * struct mvebu_a3700_utmi_caps - PHY capabilities 62 * - The UTMI PHY wired to the USB3/USB2 controller (otg) 63 * - The UTMI PHY wired to the USB2 controller (host only) 72 * struct mvebu_a3700_utmi - PHY driver data 75 * @usb_misc: Regmap with USB miscellaneous registers including PHY ones 89 struct device *dev = &phy->dev; in mvebu_a3700_utmi_phy_power_on() 90 int usb32 = utmi->caps->usb32; in mvebu_a3700_utmi_phy_power_on() 92 u32 reg; in mvebu_a3700_utmi_phy_power_on() local [all …]
|
/linux/Documentation/devicetree/bindings/platform/ |
H A D | acer,aspire1-ec.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/platform/acer,aspire1-ec.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Nikita Travkin <nikita@trvn.ru> 14 and charging as well as to provide a set of misc features such as the 15 laptop lid status and HPD events for the USB Type-C DP alt mode. 19 const: acer,aspire1-ec 21 reg: 28 $ref: /schemas/connector/usb-connector.yaml# [all …]
|
/linux/Documentation/devicetree/bindings/misc/ |
H A D | ge-achc.yaml | 1 # SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause 5 --- 6 $id: http://devicetree.org/schemas/misc/ge-achc.yaml# 7 $schema: http://devicetree.org/meta-schemas/core.yaml# 9 title: GE Healthcare USB Management Controller 12 A device which handles data acquisition from compatible USB based peripherals. 15 Note: This device does not expose the peripherals as USB devices. 18 - Sebastian Reichel <sre@kernel.org> 23 - const: ge,achc 24 - const: nxp,kinetis-k20 [all …]
|
/linux/arch/arm/boot/dts/st/ |
H A D | spear13xx.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 9 #address-cells = <1>; 10 #size-cells = <1>; 11 interrupt-parent = <&gic>; 14 #address-cells = <1>; 15 #size-cells = <0>; 18 compatible = "arm,cortex-a9"; 20 reg = <0>; 21 next-level-cache = <&L2>; 25 compatible = "arm,cortex-a9"; [all …]
|
/linux/arch/arm64/boot/dts/broadcom/bcmbca/ |
H A D | bcm4908.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 3 #include <dt-bindings/interrupt-controller/irq.h> 4 #include <dt-bindings/interrupt-controller/arm-gic.h> 5 #include <dt-bindings/phy/phy.h> 6 #include <dt-bindings/soc/bcm-pmb.h> 8 /dts-v1/; 11 interrupt-parent = <&gic>; 13 #address-cells = <2>; 14 #size-cells = <2>; 21 stdout-path = "serial0:115200n8"; [all …]
|
/linux/arch/arm64/boot/dts/qcom/ |
H A D | pm8916.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/iio/qcom,spmi-vadc.h> 3 #include <dt-bindings/input/linux-event-codes.h> 4 #include <dt-bindings/interrupt-controller/irq.h> 5 #include <dt-bindings/spmi/spmi.h> 8 thermal-zones { 9 pm8916-thermal { 10 polling-delay-passive = <100>; 12 thermal-sensors = <&pm8916_temp>; 39 compatible = "qcom,pm8916", "qcom,spmi-pmic"; [all …]
|
/linux/arch/arm/boot/dts/marvell/ |
H A D | orion5x-rd88f5182-nas.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 2 // Copyright (C) 2014 Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 4 /dts-v1/; 6 #include <dt-bindings/gpio/gpio.h> 7 #include "orion5x-mv88f5182.dtsi" 11 compatible = "marvell,rd-88f5182-nas", "marvell,orion5x-88f5182", "marvell,orion5x"; 15 reg = <0x00000000 0x4000000>; /* 64 MB */ 20 stdout-path = &uart0; 30 gpio-leds { 31 compatible = "gpio-leds"; [all …]
|
/linux/Documentation/devicetree/bindings/arm/tegra/ |
H A D | nvidia,tegra186-pmc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/arm/tegra/nvidia,tegra186-pmc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jon Hunter <jonathanh@nvidia.com> 16 - nvidia,tegra186-pmc 17 - nvidia,tegra194-pmc 18 - nvidia,tegra234-pmc 20 reg: [all …]
|
/linux/drivers/usb/host/ |
H A D | pci-quirks.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * This file contains code to reset and initialize USB host controllers. 4 * Some of it includes work-arounds for PCI hardware and BIOS quirks. 5 * It may need to run early during booting -- before USB would normally 6 * initialize -- to ensure that Linux doesn't use any legacy modes. 22 #include "pci-quirks.h" 23 #include "xhci-ext-caps.h" 146 * amd_chipset_sb_type_init - initialize amd chipset southbridge type 156 pinfo->sb_type.gen = AMD_CHIPSET_UNKNOWN; in amd_chipset_sb_type_init() 158 pinfo->smbus_dev = pci_get_device(PCI_VENDOR_ID_ATI, in amd_chipset_sb_type_init() [all …]
|
/linux/arch/arm/boot/dts/qcom/ |
H A D | pm8941.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/iio/qcom,spmi-vadc.h> 3 #include <dt-bindings/interrupt-controller/irq.h> 4 #include <dt-bindings/spmi/spmi.h> 8 thermal-zones { 9 pm8941-thermal { 10 polling-delay-passive = <100>; 11 polling-delay = <0>; 12 thermal-sensors = <&pm8941_temp>; 40 compatible = "qcom,pm8941", "qcom,spmi-pmic"; [all …]
|
/linux/drivers/media/common/b2c2/ |
H A D | flexcop-common.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 4 * flexcop-common.h - common header file for device-specific source files 14 #include "flexcop-reg.h" 25 #define FC_LOG_PREFIX "b2c2-undef" 28 /* Steal from usb.h */ 58 * the B2C2-based PCI and USB devices. 121 /* from flexcop-dma.c */ 138 /* from flexcop-eeprom.c */ 139 /* the PCI part uses this call to get the MAC address, the USB part has its own */ 142 /* from flexcop-i2c.c */ [all …]
|
H A D | flexcop-misc.c | 1 // SPDX-License-Identifier: GPL-2.0 4 * flexcop-misc.c - miscellaneous functions 11 flexcop_ibi_value v = fc->read_ibi_reg(fc,misc_204); in flexcop_determine_revision() 16 fc->rev = FLEXCOP_II; in flexcop_determine_revision() 20 fc->rev = FLEXCOP_IIB; in flexcop_determine_revision() 24 fc->rev = FLEXCOP_III; in flexcop_determine_revision() 27 err("unknown FlexCop Revision: %x. Please report this to linux-dvb@linuxtv.org.", in flexcop_determine_revision() 32 if ((fc->has_32_hw_pid_filter = v.misc_204.Rev_N_sig_caps)) in flexcop_determine_revision() 48 [FC_CABLE] = "Cable2PC/CableStar 2 DVB-C", 49 [FC_AIR_DVBT] = "Air2PC/AirStar 2 DVB-T", [all …]
|
/linux/include/linux/mfd/pcf50633/ |
H A D | core.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 3 * core.h -- Core driver for NXP PCF50633 5 * (C) 2006-2008 by Openmoko, Inc. 62 int pcf50633_read_block(struct pcf50633 *, u8 reg, 64 int pcf50633_write_block(struct pcf50633 *pcf, u8 reg, 66 u8 pcf50633_reg_read(struct pcf50633 *, u8 reg); 67 int pcf50633_reg_write(struct pcf50633 *pcf, u8 reg, u8 val); 69 int pcf50633_reg_set_bit_mask(struct pcf50633 *pcf, u8 reg, u8 mask, u8 val); 70 int pcf50633_reg_clear_bits(struct pcf50633 *pcf, u8 reg, u8 bits); 163 PCF50633_INT1_USBINS = 0x04, /* USB inserted */ [all …]
|
/linux/arch/mips/bcm63xx/ |
H A D | clk.c | 33 if (clk->set && (clk->usage++) == 0) in clk_enable_unlocked() 34 clk->set(clk, 1); in clk_enable_unlocked() 39 if (clk->set && (--clk->usage) == 0) in clk_disable_unlocked() 40 clk->set(clk, 0); in clk_disable_unlocked() 45 u32 reg; in bcm_hwclock_set() local 47 reg = bcm_perf_readl(PERF_CKCTL_REG); in bcm_hwclock_set() 49 reg |= mask; in bcm_hwclock_set() 51 reg &= ~mask; in bcm_hwclock_set() 52 bcm_perf_writel(reg, PERF_CKCTL_REG); in bcm_hwclock_set() 56 * Ethernet MAC "misc" clock: dma clocks and main clock on 6348 [all …]
|