Home
last modified time | relevance | path

Searched +full:tx +full:- +full:slots (Results 1 – 25 of 264) sorted by relevance

1234567891011

/linux/sound/soc/meson/
H A Daxg-card.c1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
9 #include <sound/soc-dai.h>
11 #include "axg-tdm.h"
12 #include "meson-card.h"
15 u32 tx; member
21 unsigned int slots; member
30 * Those will be over-written by the CPU side of the link
44 struct meson_card *priv = snd_soc_card_get_drvdata(rtd->card); in axg_card_tdm_be_hw_params()
46 (struct axg_dai_link_tdm_data *)priv->link_data[rtd->id]; in axg_card_tdm_be_hw_params()
48 return meson_card_i2s_set_sysclk(substream, params, be->mclk_fs); in axg_card_tdm_be_hw_params()
[all …]
/linux/sound/soc/fsl/
H A Dfsl_ssi.c1 // SPDX-License-Identifier: GPL-2.0
7 // Copyright 2007-2010 Freescale Semiconductor, Inc.
9 // Some notes why imx-pcm-fiq is used instead of DMA on some boards:
13 // one FIFO which combines all valid receive slots. We cannot even select
14 // which slots we want to receive. The WM9712 with which this driver
16 // we receive in our (PCM-) data stream. The only chance we have is to
43 #include <linux/dma/imx-dma.h>
53 #include "imx-pcm.h"
55 /* Define RX and TX to index ssi->regvals array; Can be 0 or 1 only */
57 #define TX 1 macro
[all …]
H A Dfsl_sai.c1 // SPDX-License-Identifier: GPL-2.0+
5 // Copyright 2012-2015 Freescale Semiconductor, Inc.
22 #include <linux/mfd/syscon/imx6q-iomuxc-gpr.h>
26 #include "imx-pcm.h"
44 * fsl_sai_dir_is_synced - Check if stream is synced by the opposite stream
55 int adir = (dir == TX) ? RX : TX; in fsl_sai_dir_is_synced()
58 return !sai->synchronous[dir] && sai->synchronous[adir]; in fsl_sai_dir_is_synced()
65 if (sai->is_pdm_mode) { in fsl_sai_get_pins_state()
68 state = pinctrl_lookup_state(sai->pinctrl, "dsd512"); in fsl_sai_get_pins_state()
72 state = pinctrl_lookup_state(sai->pinctrl, "dsd"); in fsl_sai_get_pins_state()
[all …]
/linux/Documentation/devicetree/bindings/sound/
H A Ddavinci-mcasp-audio.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/davinci-mcasp-audio.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jayesh Choudhary <j-choudhary@ti.com>
15 - ti,dm646x-mcasp-audio
16 - ti,da830-mcasp-audio
17 - ti,am33xx-mcasp-audio
18 - ti,dra7-mcasp-audio
19 - ti,omap4-mcasp-audio
[all …]
H A Dtdm-slot.txt6 dai-tdm-slot-num : Number of slots in use.
7 dai-tdm-slot-width : Width in bits for each slot.
8 dai-tdm-slot-tx-mask : Transmit direction slot mask, optional
9 dai-tdm-slot-rx-mask : Receive direction slot mask, optional
12 dai-tdm-slot-num = <2>;
13 dai-tdm-slot-width = <8>;
14 dai-tdm-slot-tx-mask = <0 1>;
15 dai-tdm-slot-rx-mask = <1 0>;
18 to specify an explicit mapping of the channels and the slots. If it's absent
20 tx and rx masks.
[all …]
/linux/Documentation/devicetree/bindings/net/
H A Dlitex,liteeth.yaml1 # SPDX-License-Identifier: GPL-2.0-or-later OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Joel Stanley <joel@jms.id.au>
17 https://github.com/enjoy-digital/liteeth/.
20 - $ref: ethernet-controller.yaml#
28 - description: MAC registers
29 - description: MDIO registers
30 - description: Packet buffer
32 reg-names:
[all …]
H A Dlantiq,pef2256.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Herve Codina <herve.codina@bootlin.com>
20 - const: lantiq,pef2256
27 - description: Master Clock
28 - description: System Clock Receive
29 - description: System Clock Transmit
31 clock-names:
33 - const: mclk
[all …]
/linux/Documentation/devicetree/bindings/soc/fsl/cpm_qe/
H A Dfsl,cpm1-scc-qmc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/fsl/cpm_qe/fsl,cpm1-scc-qmc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Herve Codina <herve.codina@bootlin.com>
19 - enum:
20 - fsl,mpc885-scc-qmc
21 - fsl,mpc866-scc-qmc
22 - const: fsl,cpm1-scc-qmc
26 - description: SCC (Serial communication controller) register base
[all …]
H A Dfsl,qe-ucc-qmc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/fsl/cpm_qe/fsl,qe-ucc-qmc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Herve Codina <herve.codina@bootlin.com>
19 - enum:
20 - fsl,mpc8321-ucc-qmc
21 - const: fsl,qe-ucc-qmc
25 - description: UCC (Unified communication controller) register base
26 - description: Dual port ram base
[all …]
H A Dfsl,cpm1-tsa.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/fsl/cpm_qe/fsl,cpm1-tsa.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: PowerQUICC CPM Time-slot assigner (TSA) controller
10 - Herve Codina <herve.codina@bootlin.com>
13 The TSA is the time-slot assigner that can be found on some PowerQUICC SoC.
14 Its purpose is to route some TDM time-slots to other internal serial
20 - enum:
21 - fsl,mpc885-tsa
[all …]
H A Dfsl,qe-tsa.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/fsl/cpm_qe/fsl,qe-tsa.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: PowerQUICC QE Time-slot assigner (TSA) controller
10 - Herve Codina <herve.codina@bootlin.com>
13 The TSA is the time-slot assigner that can be found on some PowerQUICC SoC.
14 Its purpose is to route some TDM time-slots to other internal serial
20 - enum:
21 - fsl,mpc8321-tsa
[all …]
H A Dfsl,ucc-hdlc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/fsl/cpm_qe/fsl,ucc-hdlc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: High-Level Data Link Control(HDLC)
12 - Frank Li <Frank.Li@nxp.com>
16 const: fsl,ucc-hdlc
24 cell-index:
27 rx-clock-name:
30 - pattern: "^brg([0-9]|1[0-6])$"
[all …]
/linux/drivers/net/xen-netback/
H A Dnetback.c2 * Back-end of the driver for virtual network devices. This portion of the
3 * driver exports a 'unified' network-device interface that can be accessed
5 * reference front-end implementation can be found in:
6 * drivers/net/xen-netfront.c
8 * Copyright (c) 2002-2005, K A Fraser
66 * because it isn't providing Rx slots.
78 * This is the maximum slots a skb can have. If a guest sends a skb
85 /* The amount to copy out of the first guest Tx slot into the skb's
101 * for xen-netfront with the XDP_PACKET_HEADROOM offset
122 return page_to_pfn(queue->mmap_pages[idx]); in idx_to_pfn()
[all …]
/linux/sound/soc/ti/
H A Ddavinci-mcasp.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Multi-channel Audio Serial Port Driver
7 * Author: Nirmal Pandey <n-pandey@ti.com>,
37 #include "edma-pcm.h"
38 #include "sdma-pcm.h"
39 #include "udma-pcm.h"
40 #include "davinci-mcasp.h"
134 void __iomem *reg = mcasp->base + offset; in mcasp_set_bits()
141 void __iomem *reg = mcasp->base + offset; in mcasp_clr_bits()
148 void __iomem *reg = mcasp->base + offset; in mcasp_mod_bits()
[all …]
/linux/drivers/net/
H A Dxen-netfront.c4 * Copyright (c) 2002-2005, K A Fraser
81 #define NETFRONT_SKB_CB(skb) ((struct netfront_cb *)((skb)->cb))
88 /* Minimum number of Rx slots (includes slot for GSO metadata). */
91 /* Queue name is interface name with "-qNNN" appended */
94 /* IRQ name is queue name with "-tx" or "-rx" appended */
108 unsigned int id; /* Queue ID, 0-based */
109 char name[QUEUE_NAME_SIZE]; /* DEVNAME-qN */
122 char tx_irq_name[IRQ_NAME_SIZE]; /* DEVNAME-qN-tx */
123 char rx_irq_name[IRQ_NAME_SIZE]; /* DEVNAME-qN-rx */
126 struct xen_netif_tx_front_ring tx; member
[all …]
/linux/drivers/net/wireless/broadcom/b43legacy/
H A Ddma.h1 /* SPDX-License-Identifier: GPL-2.0 */
14 /* DMA-Interrupt reasons. */
21 /*** 32-bit DMA Engine. ***/
23 /* 32-bit DMA controller registers. */
72 /* 32-bit DMA descriptor. */
109 /* The kernel DMA-able buffer. */
111 /* DMA base bus-address of the descriptor buffer. */
113 /* ieee80211 TX status. Only used once per 802.11 frag. */
127 /* Cache of TX headers for each slot.
128 * This is to avoid an allocation on each TX.
[all …]
/linux/sound/soc/intel/boards/
H A Dsof_maxim_common.c1 // SPDX-License-Identifier: GPL-2.0-only
9 #include <sound/soc-acpi.h>
10 #include <sound/soc-dai.h>
11 #include <sound/soc-dapm.h>
14 #include "../common/soc-intel-quirks.h"
37 for_each_acpi_dev_match(adev, hid, NULL, -1) in get_num_codecs()
78 * should choose two channels from TDM slots, the LSB of rx mask is left channel
89 * The tx mask indicates which channel(s) contains output IV-sense data and
90 * others should set to Hi-Z. Here we get the channel number from codec's ACPI
91 * device property "maxim,vmon-slot-no" and "maxim,imon-slot-no" to generate the
[all …]
/linux/drivers/net/wireless/broadcom/b43/
H A Ddma.h1 /* SPDX-License-Identifier: GPL-2.0 */
10 /* DMA-Interrupt reasons. */
16 /*** 32-bit DMA Engine. ***/
18 /* 32-bit DMA controller registers. */
69 /* 32-bit DMA descriptor. */
82 /*** 64-bit DMA Engine. ***/
84 /* 64-bit DMA controller registers. */
142 /* 64-bit DMA descriptor. */
178 #define B43_DMA_PTR_POISON ((void *)ERR_PTR(-ENOMEM))
187 /* The kernel DMA-able buffer. */
[all …]
/linux/drivers/misc/mei/
H A Dmei_dev.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * Copyright (c) 2003-2022, Intel Corporation. All rights reserved.
44 #define MEI_MAX_OPEN_HANDLE_COUNT (MEI_CLIENTS_MAX - 1)
71 * enum mei_dev_pxp_mode - MEI PXP mode state
86 * enum mei_dev_reset_to_pxp - reset to PXP mode performed
107 * enum mei_cb_file_ops - file operation associated with the callback
131 * enum mei_cl_io_mode - io mode between driver and fw
136 * @MEI_CL_IO_RX_NONBLOCK: recv is non-blocking
165 * struct mei_dma_dscr - dma address descriptor
184 * struct mei_fw_status - storage of FW status data
[all …]
/linux/include/uapi/linux/hsi/
H A Dcs-protocol.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
3 * cmt-speech interface definitions
20 /* user-space API versioning */
23 /* APE kernel <-> user space messages */
52 /* maximum number of TX/RX buffers */
58 __u32 rx_bufs; /* number of RX buffer slots */
59 __u32 tx_bufs; /* number of TX buffer slots */
76 * This information is meant as read-only information for the application.
82 __u32 tx_bufs; /* # of TX buffers */
84 /* array of offsets within the mmap area for each RX and TX buffer */
/linux/sound/soc/sunxi/
H A Dsun4i-i2s.c1 // SPDX-License-Identifier: GPL-2.0-or-later
7 * Maxime Ripard <maxime.ripard@free-electrons.com>
22 #include <sound/soc-dai.h>
85 #define SUN4I_I2S_CHAN_SEL(num_chan) (((num_chan) - 1) << 0)
93 /* Defines required for sun8i-h3 support */
106 #define SUN8I_I2S_FMT0_LRCK_PERIOD(period) ((period - 1) << 8)
119 #define SUN8I_I2S_CHAN_CFG_RX_SLOT_NUM(chan) ((chan - 1) << 4)
121 #define SUN8I_I2S_CHAN_CFG_TX_SLOT_NUM(chan) (chan - 1)
128 #define SUN8I_I2S_TX_CHAN_EN(num_chan) (((1 << num_chan) - 1) << 4)
133 /* Defines required for sun50i-h6 support */
[all …]
/linux/drivers/net/ethernet/google/gve/
H A Dgve_rx.c1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
4 * Copyright (C) 2015-2021 Google, Inc.
19 dma_addr_t dma = (dma_addr_t)(be64_to_cpu(data_slot->addr) & in gve_rx_free_buffer()
22 page_ref_sub(page_info->page, page_info->pagecnt_bias - 1); in gve_rx_free_buffer()
23 gve_free_page(dev, page_info->page, dma, DMA_FROM_DEVICE); in gve_rx_free_buffer()
30 u32 slots = rx->mask + 1; in gve_rx_unfill_pages() local
33 if (!rx->data.page_info) in gve_rx_unfill_pages()
36 if (rx->data.raw_addressing) { in gve_rx_unfill_pages()
37 for (i = 0; i < slots; i++) in gve_rx_unfill_pages()
38 gve_rx_free_buffer(&priv->pdev->dev, &rx->data.page_info[i], in gve_rx_unfill_pages()
[all …]
H A Dgve_tx.c1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
4 * Copyright (C) 2015-2021 Google, Inc.
20 iowrite32be(val, &priv->db_bar2[be32_to_cpu(q_resources->db_index)]); in gve_tx_put_doorbell()
26 struct gve_tx_ring *tx = &priv->tx[tx_qid]; in gve_xdp_tx_flush() local
28 gve_tx_put_doorbell(priv, tx->q_resources, tx->req); in gve_xdp_tx_flush()
32 * We copy skb payloads into the registered segment before writing Tx
33 * descriptors and ringing the Tx doorbell.
35 * gve_tx_fifo_* manages the Registered Segment as a FIFO - clients must
41 fifo->base = vmap(fifo->qpl->pages, fifo->qpl->num_entries, VM_MAP, in gve_tx_fifo_init()
43 if (unlikely(!fifo->base)) { in gve_tx_fifo_init()
[all …]
/linux/drivers/net/ethernet/ibm/emac/
H A Dcore.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
5 * Driver for PowerPC 4xx on-chip ethernet controller.
28 #include <linux/dma-mapping.h>
80 * - normal statistics (packet count, etc)
81 * - error statistics
89 /* Normal TX/RX Statistics */
134 /* Software TX Errors */
136 /* BD reported TX errors */
147 /* EMAC IRQ reported TX errors */
222 /* Tx and Rx fifo sizes & other infos in bytes */
[all …]
/linux/drivers/dma/ppc4xx/
H A Dadma.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * 2006-2009 (C) DENX Software Engineering.
19 #define tx_to_ppc440spe_adma_slot(tx) \ argument
20 container_of(tx, struct ppc440spe_adma_desc_slot, async_tx)
46 * struct ppc440spe_adma_device - internal representation of an ADMA device
74 * struct ppc440spe_adma_chan - internal representation of an ADMA channel
79 * @all_slots: complete domain of slots usable by the channel
119 * struct ppc440spe_adma_desc_slot - PPC440SPE-ADMA software descriptor
126 * @group_list: list of slots that make up a multi-descriptor transaction
132 * @slot_cnt: total slots used in an transaction (group of operations)
[all …]

1234567891011