Home
last modified time | relevance | path

Searched full:sm8550 (Results 1 – 25 of 45) sorted by relevance

12

/linux/Documentation/devicetree/bindings/interconnect/
H A Dqcom,sm8550-rpmh.yaml4 $id: http://devicetree.org/schemas/interconnect/qcom,sm8550-rpmh.yaml#
7 title: Qualcomm RPMh Network-On-Chip Interconnect on SM8550
21 See also: include/dt-bindings/interconnect/qcom,sm8550-rpmh.h
26 - qcom,sm8550-aggre1-noc
27 - qcom,sm8550-aggre2-noc
28 - qcom,sm8550-clk-virt
29 - qcom,sm8550-cnoc-main
30 - qcom,sm8550-config-noc
31 - qcom,sm8550-gem-noc
32 - qcom,sm8550-lpass-ag-noc
[all …]
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dqcom,sm8550-tlmm.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm8550-tlmm.yaml#
7 title: Qualcomm Technologies, Inc. SM8550 TLMM block
13 Top Level Mode Multiplexer pin controller in Qualcomm SM8550 SoC.
20 const: qcom,sm8550-tlmm
38 - $ref: "#/$defs/qcom-sm8550-tlmm-state"
41 $ref: "#/$defs/qcom-sm8550-tlmm-state"
45 qcom-sm8550-tlmm-state:
120 compatible = "qcom,sm8550-tlmm";
/linux/Documentation/devicetree/bindings/clock/
H A Dqcom,sm8550-tcsr.yaml4 $id: http://devicetree.org/schemas/clock/qcom,sm8550-tcsr.yaml#
7 title: Qualcomm TCSR Clock Controller on SM8550
15 power domains on SM8550
21 - include/dt-bindings/clock/qcom,sm8550-tcsr.h
36 - qcom,sm8550-tcsr
71 compatible = "qcom,sm8550-tcsr", "syscon";
H A Dqcom,sm8550-dispcc.yaml4 $id: http://devicetree.org/schemas/clock/qcom,sm8550-dispcc.yaml#
7 title: Qualcomm Display Clock & Reset Controller for SM8550
15 domains on SM8550, SM8650, SM8750 and few other platforms.
20 - include/dt-bindings/clock/qcom,sm8550-dispcc.h
32 - qcom,sm8550-dispcc
78 #include <dt-bindings/clock/qcom,sm8550-gcc.h>
82 compatible = "qcom,sm8550-dispcc";
H A Dqcom,sm8450-camcc.yaml22 include/dt-bindings/clock/qcom,sm8550-camcc.h
34 - qcom,sm8550-camcc
H A Dqcom,sm8450-gpucc.yaml26 include/dt-bindings/clock/qcom,sm8550-gpucc.h
44 - qcom,sm8550-gpucc
H A Dqcom,rpmhcc.yaml46 - qcom,sm8550-rpmh-clk
H A Dqcom,sm8450-videocc.yaml36 - qcom,sm8550-videocc
/linux/Documentation/devicetree/bindings/pci/
H A Dqcom,pcie-sm8550.yaml4 $id: http://devicetree.org/schemas/pci/qcom,pcie-sm8550.yaml#
7 title: Qualcomm SM8550 PCI Express Root Complex
14 Qualcomm SM8550 SoC (and compatible) PCIe root complex controller is based on
20 - const: qcom,pcie-sm8550
28 - const: qcom,pcie-sm8550
149 #include <dt-bindings/clock/qcom,sm8550-gcc.h>
151 #include <dt-bindings/interconnect/qcom,sm8550-rpmh.h>
159 compatible = "qcom,pcie-sm8550";
/linux/drivers/clk/qcom/
H A Dtcsrcc-sm8550.c14 #include <dt-bindings/clock/qcom,sm8550-tcsr.h>
170 { .compatible = "qcom,sm8550-tcsr", .data = &tcsr_cc_sm8550_desc },
189 .name = "tcsr_cc-sm8550",
206 MODULE_DESCRIPTION("QTI TCSRCC SM8550 Driver");
H A DMakefile165 obj-$(CONFIG_SM_CAMCC_8550) += camcc-sm8550.o
177 obj-$(CONFIG_SM_DISPCC_8550) += dispcc-sm8550.o
190 obj-$(CONFIG_SM_GCC_8550) += gcc-sm8550.o
203 obj-$(CONFIG_SM_GPUCC_8550) += gpucc-sm8550.o
208 obj-$(CONFIG_SM_TCSRCC_8550) += tcsrcc-sm8550.o
217 obj-$(CONFIG_SM_VIDEOCC_8550) += videocc-sm8550.o
H A DKconfig1443 tristate "SM8550 Camera Clock Controller"
1448 Support for the camera clock controller on SM8550 devices.
1571 tristate "SM8550 Display Clock Controller"
1577 SAR2130P, SM8550 or SM8650 devices.
1705 tristate "SM8550 Global Clock Controller"
1710 Support for the global clock controller on SM8550 devices.
1836 tristate "SM8550 Graphics Clock Controller"
1841 Support for the graphics clock controller on SM8550 devices.
1876 tristate "SM8550 TCSR Clock Controller"
1881 Support for the TCSR clock controller on SM8550 devices.
[all …]
H A Dgpucc-sm8550.c11 #include <dt-bindings/clock/qcom,sm8550-gpucc.h>
561 { .compatible = "qcom,sm8550-gpucc" },
587 .name = "gpu_cc-sm8550",
594 MODULE_DESCRIPTION("QTI GPUCC SM8550 Driver");
H A Dvideocc-sm8550.c578 { .compatible = "qcom,sm8550-videocc" },
620 .name = "video_cc-sm8550",
627 MODULE_DESCRIPTION("QTI VIDEOCC SM8550 Driver");
/linux/Documentation/devicetree/bindings/phy/
H A Dqcom,sc8280xp-qmp-pcie-phy.yaml49 - qcom,sm8550-qmp-gen3x2-pcie-phy
50 - qcom,sm8550-qmp-gen4x2-pcie-phy
182 - qcom,sm8550-qmp-gen3x2-pcie-phy
183 - qcom,sm8550-qmp-gen4x2-pcie-phy
235 - qcom,sm8550-qmp-gen4x2-pcie-phy
261 - qcom,sm8550-qmp-gen4x2-pcie-phy
H A Dqcom,sc8280xp-qmp-ufs-phy.yaml30 - const: qcom,sm8550-qmp-ufs-phy
60 - qcom,sm8550-qmp-ufs-phy
130 - qcom,sm8550-qmp-ufs-phy
H A Dqcom,sc8280xp-qmp-usb43dp-phy.yaml42 - qcom,sm8550-qmp-usb3-dp-phy
218 - qcom,sm8550-qmp-usb3-dp-phy
/linux/drivers/interconnect/qcom/
H A Dsm8550.c15 #include <dt-bindings/interconnect/qcom,sm8550-rpmh.h>
1558 { .compatible = "qcom,sm8550-aggre1-noc",
1560 { .compatible = "qcom,sm8550-aggre2-noc",
1562 { .compatible = "qcom,sm8550-clk-virt",
1564 { .compatible = "qcom,sm8550-config-noc",
1566 { .compatible = "qcom,sm8550-cnoc-main",
1568 { .compatible = "qcom,sm8550-gem-noc",
1570 { .compatible = "qcom,sm8550-lpass-ag-noc",
1572 { .compatible = "qcom,sm8550-lpass-lpiaon-noc",
1574 { .compatible = "qcom,sm8550-lpass-lpicx-noc",
[all …]
/linux/Documentation/devicetree/bindings/sound/
H A Dqcom,lpass-wsa-macro.yaml19 - qcom,sm8550-lpass-wsa-macro
29 - const: qcom,sm8550-lpass-wsa-macro
92 - qcom,sm8550-lpass-wsa-macro
H A Dqcom,lpass-rx-macro.yaml20 - qcom,sm8550-lpass-rx-macro
29 - const: qcom,sm8550-lpass-rx-macro
128 - qcom,sm8550-lpass-rx-macro
H A Dqcom,lpass-tx-macro.yaml20 - qcom,sm8550-lpass-tx-macro
29 - const: qcom,sm8550-lpass-tx-macro
132 - qcom,sm8550-lpass-tx-macro
H A Dqcom,lpass-va-macro.yaml20 - qcom,sm8550-lpass-va-macro
30 - const: qcom,sm8550-lpass-va-macro
159 - qcom,sm8550-lpass-va-macro
/linux/drivers/pinctrl/qcom/
H A DMakefile79 obj-$(CONFIG_PINCTRL_SM8550) += pinctrl-sm8550.o
80 obj-$(CONFIG_PINCTRL_SM8550_LPASS_LPI) += pinctrl-sm8550-lpass-lpi.o
/linux/arch/arm64/boot/dts/qcom/
H A Dqcs8550-aim300-aiot.dts17 "qcom,sm8550";
44 compatible = "qcom,sm8550-pmic-glink", "qcom,pmic-glink";
/linux/Documentation/devicetree/bindings/mailbox/
H A Dqcom-ipcc.yaml47 - qcom,sm8550-ipcc

12