/linux/arch/arm64/boot/dts/ti/ |
H A D | k3-am68-sk-som.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 3 * Copyright (C) 2023-2024 Texas Instruments Incorporated - https://www.ti.com/ 6 /dts-v1/; 8 #include "k3-j721s2.dtsi" 9 #include <dt-bindings/gpio/gpio.h> 14 bootph-all; 20 reserved_memory: reserved-memory { 21 #address-cells = <2>; 22 #size-cells = <2>; 27 no-map; [all …]
|
H A D | k3-j721e-som-p0.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 3 * Copyright (C) 2019-2024 Texas Instruments Incorporated - https://www.ti.com/ 8 /dts-v1/; 10 #include "k3-j721e.dtsi" 15 bootph-all; 21 reserved_memory: reserved-memory { 22 #address-cells = <2>; 23 #size-cells = <2>; 29 no-map; 32 mcu_r5fss0_core0_dma_memory_region: r5f-dma-memory@a0000000 { [all …]
|
H A D | k3-am68-phycore-som.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 6 * https://www.phytec.eu/en/produkte/system-on-modules/phycore-am68x-tda4x/ 9 /dts-v1/; 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/net/ti-dp83867.h> 13 #include "k3-j721s2.dtsi" 16 compatible = "phytec,am68-phycore-som", "ti,j721s2"; 17 model = "PHYTEC phyCORE-AM68x"; 30 bootph-all; 33 reserved_memory: reserved-memory { [all …]
|
H A D | k3-j721s2-som-p0.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 5 * Copyright (C) 2021-2024 Texas Instruments Incorporated - https://www.ti.com/ 8 /dts-v1/; 10 #include "k3-j721s2.dtsi" 11 #include <dt-bindings/gpio/gpio.h> 16 bootph-all; 23 reserved_memory: reserved-memory { 24 #address-cells = <2>; 25 #size-cells = <2>; 31 no-map; [all …]
|
H A D | k3-am642-tqma64xxl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 3 * Copyright (C) 2021 Texas Instruments Incorporated - https://www.ti.com/ 4 * Copyright (c) 2022-2024 TQ-Systems GmbH <linux@ew.tq-group.com>, D-82229 Seefeld, Germany. 7 #include "k3-am642.dtsi" 18 /* 1G RAM - default variant */ 23 reserved-memory { 24 #address-cells = <2>; 25 #size-cells = <2>; 31 no-map; 34 main_r5fss0_core0_dma_memory_region: r5f-dma-memory@a0000000 { [all …]
|
H A D | k3-am64-phycore-som.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 3 * Copyright (C) 2021-2024 PHYTEC America, LLC - https://www.phytec.com 6 * Copyright (C) 2022-2024 PHYTEC Messtechnik GmbH 10 * https://www.phytec.com/product/phycore-am64x 13 #include <dt-bindings/gpio/gpio.h> 14 #include <dt-bindings/leds/common.h> 15 #include <dt-bindings/net/ti-dp83867.h> 18 model = "PHYTEC phyCORE-AM64x"; 19 compatible = "phytec,am64-phycore-som", "ti,am642"; 30 bootph-all; [all …]
|
H A D | k3-am69-sk.dts | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 3 * Copyright (C) 2022-2024 Texas Instruments Incorporated - https://www.ti.com/ 9 /dts-v1/; 11 #include <dt-bindings/net/ti-dp83867.h> 12 #include <dt-bindings/gpio/gpio.h> 13 #include "k3-j784s4.dtsi" 16 compatible = "ti,am69-sk", "ti,j784s4"; 20 stdout-path = "serial2:115200n8"; 36 bootph-all; 42 reserved_memory: reserved-memory { [all …]
|
H A D | k3-j721e-beagleboneai64.dts | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 3 * https://beagleboard.org/ai-64 4 * Copyright (C) 2022-2024 Texas Instruments Incorporated - https://www.ti.com/ 5 * Copyright (C) 2022-2024 Jason Kridner, BeagleBoard.org Foundation 6 * Copyright (C) 2022-2024 Robert Nelson, BeagleBoard.org Foundation 9 /dts-v1/; 11 #include "k3-j721e.dtsi" 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/input/input.h> 14 #include <dt-bindings/leds/common.h> [all …]
|
H A D | k3-am67a-beagley-ai.dts | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 3 * https://beagley-ai.org/ 5 * Copyright (C) 2024 Texas Instruments Incorporated - https://www.ti.com/ 9 /dts-v1/; 11 #include <dt-bindings/leds/common.h> 12 #include <dt-bindings/net/ti-dp83867.h> 13 #include "k3-j722s.dtsi" 16 compatible = "beagle,am67a-beagley-ai", "ti,j722s"; 17 model = "BeagleBoard.org BeagleY-AI"; 27 stdout-path = &main_uart0; [all …]
|
H A D | k3-j784s4-j742s2-evm-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 3 * Copyright (C) 2022-2024 Texas Instruments Incorporated - https://www.ti.com/ 9 #include <dt-bindings/phy/phy-cadence.h> 13 stdout-path = "serial2:115200n8"; 28 reserved_memory: reserved-memory { 29 #address-cells = <2>; 30 #size-cells = <2>; 35 no-map; 38 mcu_r5fss0_core0_dma_memory_region: r5f-dma-memory@a0000000 { 39 compatible = "shared-dma-pool"; [all …]
|
H A D | k3-am62a-phycore-som.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 3 * Copyright (C) 2023 - 2024 PHYTEC America LLC 7 * https://www.phytec.com/product/phycore-am62a 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/leds/common.h> 12 #include <dt-bindings/net/ti-dp83867.h> 15 model = "PHYTEC phyCORE-AM62Ax"; 16 compatible = "phytec,am62a-phycore-som", "ti,am62a7"; 29 compatible = "gpio-leds"; 30 pinctrl-names = "default"; [all …]
|
H A D | k3-j7200-som-p0.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 3 * Copyright (C) 2020-2024 Texas Instruments Incorporated - https://www.ti.com/ 6 /dts-v1/; 8 #include <dt-bindings/gpio/gpio.h> 10 #include "k3-j7200.dtsi" 15 bootph-all; 21 reserved_memory: reserved-memory { 22 #address-cells = <2>; 23 #size-cells = <2>; 29 no-map; [all …]
|
H A D | k3-j721e-sk.dts | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 3 * Copyright (C) 2021-2024 Texas Instruments Incorporated - https://www.ti.com/ 5 * J721E SK URL: https://www.ti.com/tool/SK-TDA4VM 8 /dts-v1/; 10 #include "k3-j721e.dtsi" 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/input/input.h> 13 #include <dt-bindings/net/ti-dp83867.h> 16 compatible = "ti,j721e-sk", "ti,j721e"; 29 stdout-path = "serial2:115200n8"; [all …]
|
H A D | k3-am642-sk.dts | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 3 * Copyright (C) 2024 Texas Instruments Incorporated - https://www.ti.com/ 6 /dts-v1/; 8 #include <dt-bindings/phy/phy.h> 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/net/ti-dp83867.h> 11 #include <dt-bindings/leds/common.h> 12 #include "k3-am642.dtsi" 14 #include "k3-serdes.h" 17 compatible = "ti,am642-sk", "ti,am642"; [all …]
|
/linux/arch/arm/boot/dts/st/ |
H A D | stm32mp157a-microgea-stm32mp1.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright (c) STMicroelectronics 2019 - All Rights Reserved 9 compatible = "engicam,microgea-stm32mp1", "st,stm32mp157"; 16 reserved-memory { 17 #address-cells = <1>; 18 #size-cells = <1>; 22 compatible = "shared-dma-pool"; 24 no-map; 28 compatible = "shared-dma-pool"; 30 no-map; [all …]
|
H A D | stm32mp157a-icore-stm32mp1.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright (c) STMicroelectronics 2019 - All Rights Reserved 9 compatible = "engicam,icore-stm32mp1", "st,stm32mp157"; 16 reserved-memory { 17 #address-cells = <1>; 18 #size-cells = <1>; 22 compatible = "shared-dma-pool"; 24 no-map; 28 compatible = "shared-dma-pool"; 30 no-map; [all …]
|
H A D | stm32mp15xx-osd32.dtsi | 1 /* SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-3-Clause) */ 3 * Copyright (C) 2020 STMicroelectronics - All Rights Reserved 7 #include "stm32mp15-pinctrl.dtsi" 9 #include <dt-bindings/mfd/st,stpmic1.h> 12 reserved-memory { 13 #address-cells = <1>; 14 #size-cells = <1>; 18 compatible = "shared-dma-pool"; 20 no-map; 24 compatible = "shared-dma-pool"; [all …]
|
H A D | stm32mp157c-odyssey-som.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 6 /dts-v1/; 10 #include "stm32mp15-pinctrl.dtsi" 11 #include "stm32mp15xxac-pinctrl.dtsi" 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/leds/common.h> 14 #include <dt-bindings/mfd/st,stpmic1.h> 17 model = "Seeed Studio Odyssey-STM32MP157C SOM"; 18 compatible = "seeed,stm32mp157c-odyssey-som", "st,stm32mp157"; 25 reserved-memory { [all …]
|
H A D | stm32mp15xx-dhcor-som.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) 3 * Copyright (C) Linaro Ltd 2019 - All Rights Reserved 8 #include "stm32mp15-pinctrl.dtsi" 9 #include "stm32mp15xxac-pinctrl.dtsi" 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/mfd/st,stpmic1.h> 23 reserved-memory { 24 #address-cells = <1>; 25 #size-cells = <1>; 29 compatible = "shared-dma-pool"; [all …]
|
H A D | stm32mp157c-ed1.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved 6 /dts-v1/; 10 #include "stm32mp15-pinctrl.dtsi" 11 #include "stm32mp15xxaa-pinctrl.dtsi" 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/leds/common.h> 14 #include <dt-bindings/mfd/st,stpmic1.h> 18 compatible = "st,stm32mp157c-ed1", "st,stm32mp157"; 25 stdout-path = "serial0:115200n8"; [all …]
|
H A D | stm32mp157c-emstamp-argon.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 9 #include "stm32mp15-pinctrl.dtsi" 10 #include "stm32mp15xxac-pinctrl.dtsi" 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/mfd/st,stpmic1.h> 23 stdout-path = "serial0:115200n8"; 31 reserved-memory { 32 #address-cells = <1>; 33 #size-cells = <1>; 37 compatible = "shared-dma-pool"; [all …]
|
/linux/include/net/ |
H A D | xsk_buff_pool.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 9 #include <linux/dma-mapping.h> 28 dma_addr_t dma; member 30 struct xsk_buff_pool *pool; member 56 /* Protects generic receive in shared and non-shared umem mode. */ 66 /* For performance reasons, each buff pool has its own array of dma_pages 90 * sockets share a single cq when the same netdev and queue id is shared. 97 * The low 12-bits of the addr will be 0 since this is the page address, so we 106 int xp_assign_dev(struct xsk_buff_pool *pool, struct net_device *dev, 108 int xp_assign_dev_shared(struct xsk_buff_pool *pool, struct xdp_sock *umem_xs, [all …]
|
/linux/arch/arm/boot/dts/ti/omap/ |
H A D | am572x-idk-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (C) 2017 Texas Instruments Incorporated - https://www.ti.com/ 6 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/interrupt-controller/irq.h> 8 #include "am57xx-idk-common.dtsi" 9 #include "dra74-ipu-dsp-common.dtsi" 17 reserved-memory { 18 #address-cells = <2>; 19 #size-cells = <2>; 22 ipu2_memory_region: ipu2-memory@95800000 { [all …]
|
H A D | dra72-evm.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2014-2016 Texas Instruments Incorporated - https://www.ti.com/ 5 #include "dra72-evm-common.dtsi" 6 #include "dra72x-mmc-iodelay.dtsi" 15 reserved-memory { 16 #address-cells = <2>; 17 #size-cells = <2>; 20 ipu2_memory_region: ipu2-memory@95800000 { 21 compatible = "shared-dma-pool"; 27 dsp1_memory_region: dsp1-memory@99000000 { [all …]
|
/linux/arch/riscv/boot/dts/microchip/ |
H A D | mpfs-sev-kit.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 4 /dts-v1/; 7 #include "mpfs-sev-kit-fabric.dtsi" 10 #address-cells = <2>; 11 #size-cells = <2>; 12 model = "Microchip PolarFire-SoC SEV Kit"; 13 compatible = "microchip,mpfs-sev-kit", "microchip,mpfs"; 25 stdout-path = "serial1:115200n8"; 28 reserved-memory { 29 #address-cells = <2>; [all …]
|