Home
last modified time | relevance | path

Searched +full:rx +full:- +full:frame +full:- +full:sync +full:- +full:delay +full:- +full:bits (Results 1 – 25 of 55) sorted by relevance

123

/freebsd/sys/contrib/device-tree/Bindings/soc/fsl/cpm_qe/
H A Dfsl,cpm1-tsa.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/fsl/cpm_qe/fsl,cpm1-tsa.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: PowerQUICC CPM Time-slot assigner (TSA) controller
10 - Herve Codina <herve.codina@bootlin.com>
13 The TSA is the time-slot assigner that can be found on some PowerQUICC SoC.
14 Its purpose is to route some TDM time-slots to other internal serial
20 - enum:
21 - fsl,mpc885-tsa
[all …]
H A Dfsl,qe-tsa.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/fsl/cpm_qe/fsl,qe-tsa.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: PowerQUICC QE Time-slot assigner (TSA) controller
10 - Herve Codina <herve.codina@bootlin.com>
13 The TSA is the time-slot assigner that can be found on some PowerQUICC SoC.
14 Its purpose is to route some TDM time-slots to other internal serial
20 - enum:
21 - fsl,mpc8321-tsa
[all …]
/freebsd/sys/contrib/alpine-hal/eth/
H A Dal_hal_eth.h1 /*-
10 found at http://www.gnu.org/licenses/gpl-2.0.html
61 /* *INDENT-OFF* */
65 /* *INDENT-ON* */
97 #define AL_ETH_TSO_MSS_MAX_VAL (AL_ETH_MAX_FRAME_LEN - 200)
174 /** Tx to Rx switching decision type */
182 /** Tx to Rx VLAN ID selection type */
192 /** Rx descriptor configurations */
193 /* Note: when selecting rx descriptor field to inner packet, then that field
194 * will be set according to inner packet when packet is tunneled, for non-tunneled
[all …]
/freebsd/sys/dev/gem/
H A Dif_gemreg.h1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
40 /* Note: Reading the status reg clears bits 0-6. */
45 /* Bits in GEM_SEB register */
49 /* Bits in GEM_CONFIG register */
58 #define GEM_CONFIG_BUG2FIX 0x00001000 /* fix RX hang after overflow */
68 * Interrupt bits, for both the GEM_STATUS and GEM_INTMASK regs
69 * Bits 0-6 auto-clear when read.
71 #define GEM_INTR_TX_INTME 0x00000001 /* Frame w/INTME bit set sent */
78 #define GEM_INTR_PCS 0x00002000 /* Physical Code Sub-layer */
[all …]
H A Dif_gem.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
5 * Copyright (c) 2001-2003 Thomas Moestl
42 #if 0 /* XXX: In case of emergency, re-enable this. */
151 device_printf(sc->sc_dev, "flags=0x%x\n", sc->sc_flags); in gem_attach()
154 ifp = sc->sc_ifp = if_alloc(IFT_ETHER); in gem_attach()
155 sc->sc_csum_features = GEM_CSUM_FEATURES; in gem_attach()
157 if_initname(ifp, device_get_name(sc->sc_dev), in gem_attach()
158 device_get_unit(sc->sc_dev)); in gem_attach()
166 callout_init_mtx(&sc->sc_tick_ch, &sc->sc_mtx, 0); in gem_attach()
[all …]
/freebsd/sys/dev/dc/
H A Dif_dc.c1 /*-
2 * SPDX-License-Identifier: BSD-4-Clause
18 * 4. Neither the name of the author nor the names of any co-contributors
41 * Macronix/Lite-On 82c115 PNIC II (www.macronix.com)
42 * Lite-On 82c168/82c169 PNIC (www.litecom.com)
60 * worth noting is that its multicast hash table is only 128 bits wide
179 "Compex RL100-TX 10/100BaseTX" },
181 "Compex RL100-TX 10/100BaseTX" },
185 "Macronix 98715AEC-C 10/100BaseTX" },
203 "Neteasy DRP-32TXD Cardbus 10/100" },
[all …]
/freebsd/sys/dev/ath/
H A Dif_ath_rx.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
4 * Copyright (c) 2002-2009 Sam Leffler, Errno Consulting
44 * by the driver - eg, calls to ath_hal_gettsf32().
134 * NB: older hal's add rx filter bits out of sight and we need to
139 * - when in monitor mode
140 * - if interface marked PROMISC (assumes bridge setting is filtered)
142 * - when operating in station mode for collecting rssi data when
144 * - when operating in adhoc mode so the 802.11 layer creates
146 * - when scanning
[all …]
H A Dif_ath_tdma.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
4 * Copyright (c) 2002-2009 Sam Leffler, Errno Consulting
44 * by the driver - eg, calls to ath_hal_gettsf32().
136 struct ath_hal *ah = sc->sc_ah; in ath_tdma_settimers()
141 bt.bt_nextdba = (nexttbtt<<3) - sc->sc_tdmadbaprep; in ath_tdma_settimers()
142 bt.bt_nextswba = (nexttbtt<<3) - sc->sc_tdmaswbaprep; in ath_tdma_settimers()
163 if (if_ath_alq_checkdebug(&sc->sc_alq, ATH_ALQ_TDMA_TIMER_SET)) { in ath_tdma_settimers()
171 t.sc_tdmadbaprep = htobe32(sc->sc_tdmadbaprep); in ath_tdma_settimers()
172 t.sc_tdmaswbaprep = htobe32(sc->sc_tdmaswbaprep); in ath_tdma_settimers()
[all …]
/freebsd/sys/dev/e1000/
H A De1000_defines.h2 SPDX-License-Identifier: BSD-3-Clause
4 Copyright (c) 2001-2020, Intel Corporation
72 /* SDP 4/5 (bits 8,9) are reserved in >= 82575 */
94 #define E1000_CTRL_EXT_IAME 0x08000000 /* Int ACK Auto-mask */
122 #define E1000_RXD_STAT_PIF 0x80 /* passed in-exact filter */
132 #define E1000_RXD_ERR_RXE 0x80 /* Rx Data Error */
144 /* mask to determine if packets should be dropped due to frame errors */
172 #define E1000_MANC_SMBUS_EN 0x00000001 /* SMBus Enabled - RO */
173 #define E1000_MANC_ASF_EN 0x00000002 /* ASF Enabled - RO */
198 #define E1000_RCTL_RDMTS_HALF 0x00000000 /* Rx desc min thresh size */
[all …]
/freebsd/sys/dev/iwm/
H A Dif_iwmreg.h10 * Copyright(c) 2005 - 2014 Intel Corporation. All rights reserved.
31 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
35 * Copyright(c) 2005 - 2014 Intel Corporation. All rights reserved.
73 * BEGIN iwl-csr.h
81 * low power states due to driver-invoked device resets
82 * (e.g. IWM_CSR_RESET_REG_FLAG_SW_RESET) or uCode-driven power-saving modes.
95 #define IWM_CSR_INT_COALESCING (0x004) /* accum ints, 32-usec units */
109 * 31-16: Reserved
110 * 15-
3720 struct iwm_statistics_rx rx; global() member
5252 struct ieee80211_frame frame[0]; global() member
5405 uint16_t delay; global() member
5571 uint32_t delay; global() member
5882 uint16_t delay; global() member
5901 uint16_t delay; global() member
[all...]
/freebsd/sys/dev/rl/
H A Dif_rl.c1 /*-
16 * 4. Neither the name of the author nor the names of any co-contributors
48 * exception of the FEAST chip made by SMC. The 8139 supports bus-master
50 * gains that bus-master DMA usually offers.
53 * registers. Each transmit frame must be in a contiguous buffer, aligned
54 * on a longword (32-bit) boundary. This means we almost always have to
55 * do mbuf copies in order to transmit a frame, except in the unlikely
57 * is 32-bit aligned within the mbuf's data area. The presence of only
72 * On the bright side, the 8139 does have a built-in PHY, although
75 * space. The 8139 supports autonegotiation, as well as a 64-bit multicast
[all …]
/freebsd/sys/contrib/dev/ath/ath_hal/ar9300/
H A Dar9300reg.h32 /* MAC Control Register - only write values of 1 have effect */
37 #define AR_CR_SWI 0x00000040 // One-shot software interrupt
44 #define AR_CFG_SWRD 0x00000004 // byteswap rx descriptor words
45 #define AR_CFG_SWRB 0x00000008 // byteswap rx data buffer words
47 #define AR_CFG_AP_ADHOC_INDICATION 0x00000020 // AP/adhoc indication (0-AP 1-Adhoc)
55 /* Rx DMA Data Buffer Pointer Threshold - High and Low Priority register */
82 /* Mac Rx Interrupt mitigation threshold */
109 #define AR_FTRIG 0x000003F0 // Mask for Frame trigger level
110 #define AR_FTRIG_S 4 // Shift for Frame trigger level
115 #define AR_FTRIG_256B 0x00000040 // 5 bits total
[all …]
/freebsd/sys/dev/stge/
H A Dif_stge.c3 /*-
4 * SPDX-License-Identifier: BSD-2-Clause
97 "Sundance ST-1023 Gigabit Ethernet" },
100 "Sundance ST-2021 Gigabit Ethernet" },
119 "D-Link DL-4000 Gigabit Ethernet" },
187 * MII bit-bang glue
233 { -1, 0, 0 }
239 { -1, 0, 0 }
243 * stge_mii_bitbang_read: [mii bit-bang interface function]
245 * Read the MII serial port for the MII bit-bang module.
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/qcom/
H A Dsm8650.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
6 #include <dt-bindings/clock/qcom,rpmh.h>
7 #include <dt-bindings/clock/qcom,sm8650-camcc.h>
8 #include <dt-bindings/clock/qcom,sm8650-dispcc.h>
9 #include <dt-bindings/clock/qcom,sm8650-gcc.h>
10 #include <dt-bindings/clock/qcom,sm8650-gpucc.h>
11 #include <dt-bindings/clock/qcom,sm8650-tcsr.h>
12 #include <dt-bindings/clock/qcom,sm8650-videocc.h>
13 #include <dt-bindings/dma/qcom-gpi.h>
14 #include <dt-bindings/firmware/qcom,scm.h>
[all …]
H A Dsm8550.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
6 #include <dt-bindings/clock/qcom,rpmh.h>
7 #include <dt-bindings/clock/qcom,sm8450-videocc.h>
8 #include <dt-bindings/clock/qcom,sm8550-camcc.h>
9 #include <dt-bindings/clock/qcom,sm8550-gcc.h>
10 #include <dt-bindings/clock/qcom,sm8550-gpucc.h>
11 #include <dt-bindings/clock/qcom,sm8550-tcsr.h>
12 #include <dt-bindings/clock/qcom,sm8550-dispcc.h>
13 #include <dt-bindings/dma/qcom-gpi.h>
14 #include <dt-bindings/firmware/qcom,scm.h>
[all …]
/freebsd/sys/dev/jme/
H A Dif_jme.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
76 /* Define the following to disable printing Rx errors. */
195 { -1, 0, 0 }
200 { -1, 0, 0 }
205 { -1, 0, 0 }
221 if ((sc->jme_flags & JME_FLAG_FPGA) != 0 && phy == 0) in jme_miibus_readreg()
226 for (i = JME_PHY_TIMEOUT; i > 0; i--) { in jme_miibus_readreg()
227 DELAY(1); in jme_miibus_readreg()
233 device_printf(sc->jme_dev, "phy read timeout : %d\n", reg); in jme_miibus_readreg()
[all …]
/freebsd/sys/dev/alc/
H A Dif_alc.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
98 * enable MSI-X in alc_attach() depending on the card type. The operator can
248 nitems(alc_ident_table) - 1);
253 { -1, 0, 0 }
258 { -1, 0, 0 }
263 { -1, 0, 0 }
268 { -1, 0, 0 }
280 if ((sc->alc_flags & ALC_FLAG_AR816X_FAMILY) != 0) in alc_miibus_readreg()
299 if ((sc->alc_flags & ALC_FLAG_FASTETHER) != 0 && in alc_mii_readreg_813x()
[all …]
/freebsd/sys/dev/vr/
H A Dif_vr.c1 /*-
2 * SPDX-License-Identifier: BSD-4-Clause
18 * 4. Neither the name of the author nor the names of any co-contributors
40 * and Rhine II PCI controllers, including the D-Link DFE530TX.
52 * receiver has a one entry perfect filter and a 64-bit hash table
107 /* Define to show Rx/Tx error status. */
252 DELAY(1); in vr_miibus_readreg()
257 device_printf(sc->vr_dev, "phy read timeout %d:%d\n", phy, reg); in vr_miibus_readreg()
276 DELAY(1); in vr_miibus_writereg()
281 device_printf(sc->vr_dev, "phy write timeout %d:%d\n", phy, in vr_miibus_writereg()
[all …]
/freebsd/sys/dev/msk/
H A Dif_msk.c17 * are provided to you under the BSD-type license terms provided
22 * - Redistributions of source code must retain the above copyright
24 * - Redistributions in binary form must reproduce the above
28 * - Neither the name of Marvell nor the names of its contributors
48 /*-
49 * SPDX-License-Identifier: BSD-4-Clause AND BSD-3-Clause
65 * 4. Neither the name of the author nor the names of any co-contributors
81 /*-
171 "SK-9Sxx Gigabit Ethernet" },
173 "SK-9Exx Gigabit Ethernet"},
[all …]
/freebsd/sys/dev/age/
H A Dif_age.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
185 { -1, 0, 0 }
190 { -1, 0, 0 }
195 { -1, 0, 0 }
200 { -1, 0, 0 }
217 for (i = AGE_PHY_TIMEOUT; i > 0; i--) { in age_miibus_readreg()
218 DELAY(1); in age_miibus_readreg()
225 device_printf(sc->age_dev, "phy read timeout : %d\n", reg); in age_miibus_readreg()
247 for (i = AGE_PHY_TIMEOUT; i > 0; i--) { in age_miibus_writereg()
[all …]
/freebsd/sys/dev/ixgbe/
H A Dixgbe_type.h2 SPDX-License-Identifier: BSD-3-Clause
4 Copyright (c) 2001-2020, Intel Corporation
42 * - IXGBE_ERROR_INVALID_STATE
48 * - IXGBE_ERROR_POLLING
53 * - IXGBE_ERROR_CAUTION
58 * - IXGBE_ERROR_SOFTWARE
64 * - IXGBE_ERROR_ARGUMENT
69 * - IXGBE_ERROR_UNSUPPORTED
162 #define IXGBE_BY_MAC(_hw, r) ((_hw)->mvals[IXGBE_CAT(r, _IDX)])
409 /* 82599 EITR is only 12 bits, with the lower 3 always zero */
[all …]
/freebsd/contrib/wpa/src/common/
H A Dqca-vendor.h3 * Copyright (c) 2014-2017, Qualcomm Atheros, Inc.
4 * Copyright (c) 2018-2020, The Linux Foundation
5 * Copyright (c) 2021-2023, Qualcomm Innovation Center, Inc.
28 * enum qca_radiotap_vendor_ids - QCA radiotap vendor namespace IDs
35 * DOC: TX/RX NSS and chain configurations
39 * receiving (RX) the data.
41 * Global NSS configuration - Applies to all bands (2.4 GHz and 5/6 GHz)
48 * multiplexing power save frame. The updated NSS value after the connection
62 * Per band NSS configuration - Applies to the 2.4 GHz or 5/6 GHz band
79 * Global chain configuration - Applies to all bands (2.4 GHz and 5/6 GHz)
[all …]
/freebsd/sys/dev/cadence/
H A Dif_cgem.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
4 * Copyright (c) 2012-2014 Thomas Skibo <thomasskibo@yahoo.com>
31 * interface such as the one used in Xilinx Zynq-7000 SoC.
33 * Reference: Zynq-7000 All Programmable SoC Technical Reference Manual.
106 { "cdns,zynq-gem", HWQUIRK_RXHANGWAR }, /* Deprecated */
107 { "cdns,zynqmp-gem", HWQUIRK_NEEDNULLQS }, /* Deprecated */
108 { "xlnx,zynq-gem", HWQUIRK_RXHANGWAR },
109 { "xlnx,zynqmp-gem", HWQUIRK_NEEDNULLQS },
110 { "microchip,mpfs-mss-gem", HWQUIRK_NEEDNULLQS },
[all …]
/freebsd/sys/dev/qlnx/qlnxe/
H A Dreg_addr.h2 * Copyright (c) 2017-2018 Cavium, Inc.
57 …/Access:RW DataWidth:0x4 // DBMUX register. bit mask for forcing the frame signal per dword (…
73 … Mask memory read Bit3 : Mask memory write Bit2 : Mask Completion Bit1 : Mask TX Bit0 : Mask RX
74 … 0x00381cUL //Access:R DataWidth:0x20 // Number of RX tlp are received
75 … 0x003820UL //Access:R DataWidth:0x20 // Byte number of RX are received
78 …bits for ECO. Bit 0 - For ending "endless completion". 0 - When receiving a completion timeout whi…
79 …dth:0x4 // 0 - TXCPL sync fifo pop underflow 1 - TXR sync fifo pop underflow 2 - TXW header syn…
80 …DataWidth:0x6 // 0 - RX target read and config sync fifo push overflow 1 - RX header sync fifo …
81 …h:0x14 // 4:0 - TXCPL sync fifo pop status 9:5 - TXR sync fifo pop status 14:10 - TXW header syn…
88 …ffff<<0) // Vendor ID. PCI-SIG assigned Manufacturer Identifier. Note: The access attributes of …
[all …]
/freebsd/sys/dev/cas/
H A Dif_cas.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
5 * Copyright (c) 2001-2003 Thomas Moestl
6 * Copyright (c) 2007-2009 Marius Strobl <marius@FreeBSD.org>
31 * from: FreeBSD: if_gem.c 182060 2008-08-23 15:03:26Z marius
108 CTASSERT((offsetof(struct cas_control_data, m) & ((a) - 1)) == 0)
190 ifp = sc->sc_ifp = if_alloc(IFT_ETHER); in cas_attach()
192 if_initname(ifp, device_get_name(sc->sc_dev), in cas_attach()
193 device_get_unit(sc->sc_dev)); in cas_attach()
201 callout_init_mtx(&sc->sc_tick_ch, &sc->sc_mtx, 0); in cas_attach()
[all …]

123