Home
last modified time | relevance | path

Searched full:rtcclk (Results 1 – 15 of 15) sorted by relevance

/linux/arch/arm64/boot/dts/exynos/
H A Dexynos2200-g0s.dts40 rtcclk: clock-rtcclk { label
42 clock-output-names = "rtcclk";
97 <&rtcclk>,
102 clock-names = "oscclk", "rtcclk", "noc", "dpgtc", "dposc", "usb";
/linux/arch/riscv/boot/dts/sifive/
H A Dhifive-unleashed-a00.dts9 /* Clock frequency (in Hz) of the PCB crystal for rtcclk */
37 rtcclk: rtcclk { label
41 clock-output-names = "rtcclk";
H A Dhifive-unmatched-a00.dts10 /* Clock frequency (in Hz) of the PCB crystal for rtcclk */
38 rtcclk: rtcclk { label
42 clock-output-names = "rtcclk";
H A Dfu540-c000.dtsi198 clocks = <&hfclk>, <&rtcclk>;
H A Dfu740-c000.dtsi199 clocks = <&hfclk>, <&rtcclk>;
/linux/drivers/rtc/
H A Drtc-sunplus.c59 struct clk *rtcclk; member
254 sp_rtc->rtcclk = devm_clk_get(&plat_dev->dev, NULL); in sp_rtc_probe()
255 if (IS_ERR(sp_rtc->rtcclk)) in sp_rtc_probe()
256 return dev_err_probe(&plat_dev->dev, PTR_ERR(sp_rtc->rtcclk), in sp_rtc_probe()
264 ret = clk_prepare_enable(sp_rtc->rtcclk); in sp_rtc_probe()
301 clk_disable_unprepare(sp_rtc->rtcclk); in sp_rtc_probe()
312 clk_disable_unprepare(sp_rtc->rtcclk); in sp_rtc_remove()
/linux/Documentation/devicetree/bindings/clock/sifive/
H A Dfu540-prci.yaml20 The hfclk and rtcclk nodes are required, and represent physical
39 - const: rtcclk
57 clocks = <&hfclk>, <&rtcclk>;
H A Dfu740-prci.yaml21 The hfclk and rtcclk nodes are required, and represent physical
40 - const: rtcclk
61 clocks = <&hfclk>, <&rtcclk>;
/linux/Documentation/devicetree/bindings/rtc/
H A Dapm,xgene-rtc.yaml44 clocks = <&rtcclk 0>;
/linux/Documentation/devicetree/bindings/clock/
H A Dsamsung,exynos850-clock.yaml20 two external clocks:: OSCCLK (26 MHz) and RTCCLK (32768 Hz). Those external
252 - const: rtcclk
H A Dsamsung,exynosautov9-clock.yaml20 two external clocks:: OSCCLK/XTCXO (26 MHz) and RTCCLK/XrtcXTI (32768 Hz).
/linux/drivers/pinctrl/pxa/
H A Dpinctrl-pxa25x.c31 PXA_FUNCTION(1, 1, "RTCCLK")),
173 PXA_FUNCTION(1, 1, "RTCCLK"),
/linux/drivers/clk/sifive/
H A Dsifive-prci.h19 * hfclk and rtcclk
/linux/arch/arm/boot/dts/microchip/
H A Dat91-sama5d27_wlsom1.dtsi367 conf-rtcclk {
/linux/drivers/clk/hisilicon/
H A Dclk-hi3620.c137 { HI3620_RTCCLK, "rtcclk", "pclk", CLK_SET_RATE_PARENT, 0x20, 5, 0, },