| /linux/Documentation/devicetree/bindings/net/dsa/ | 
| H A D | mediatek,mt7530.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10   - Arınç ÜNAL <arinc.unal@arinc9.com> 11   - Landen Chao <Landen.Chao@mediatek.com> 12   - DENG Qingfang <dqfext@gmail.com> 13   - Sean Wang <sean.wang@mediatek.com> 14   - Daniel Golle <daniel@makrotopia.org> 17   There are three versions of MT7530, standalone, in a multi-chip module and 18   built-into a SoC. [all …] 
 | 
| /linux/arch/arm64/boot/dts/hisilicon/ | 
| H A D | hi3798cv200.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5  * Copyright (c) 2016-2017 HiSilicon Technologies Co., Ltd. 8 #include <dt-bindings/clock/histb-clock.h> 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/phy/phy.h> 12 #include <dt-bindings/reset/ti-syscon.h> 16 	interrupt-parent = <&gic>; 17 	#address-cells = <2>; 18 	#size-cells = <2>; [all …] 
 | 
| /linux/arch/arm64/boot/dts/marvell/ | 
| H A D | armada-8040-clearfog-gt-8k.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 9 #include "armada-8040.dtsi" 11 #include <dt-bindings/input/input.h> 12 #include <dt-bindings/gpio/gpio.h> 16 	compatible = "solidrun,clearfog-gt-8k", "marvell,armada8040", 17 			"marvell,armada-ap806-quad", "marvell,armada-ap806"; 20 		stdout-path = "serial0:115200n8"; 35 		compatible = "pwm-fan"; 37 		cooling-levels = <0 51 102 153 204 255>; 38 		#cooling-cells = <2>; [all …] 
 | 
| /linux/Documentation/devicetree/bindings/phy/ | 
| H A D | allwinner,sun8i-r40-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun8i-r40-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner R40 USB PHY 10   - Chen-Yu Tsai <wens@csie.org> 11   - Maxime Ripard <mripard@kernel.org> 14   "#phy-cells": 18     const: allwinner,sun8i-r40-usb-phy 22       - description: PHY Control registers [all …] 
 | 
| H A D | motorola,mapphone-mdm6600.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/motorola,mapphone-mdm6600.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Motorola Mapphone MDM6600 USB PHY 10   - Tony Lindgren <tony@atomide.com> 15       - const: motorola,mapphone-mdm6600 17   enable-gpios: 18     description: GPIO to enable the USB PHY 21   power-gpios: [all …] 
 | 
| H A D | allwinner,sun6i-a31-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun6i-a31-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A31 USB PHY 10   - Chen-Yu Tsai <wens@csie.org> 11   - Maxime Ripard <mripard@kernel.org> 14   "#phy-cells": 18     const: allwinner,sun6i-a31-usb-phy 22       - description: PHY Control registers [all …] 
 | 
| H A D | allwinner,sun4i-a10-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun4i-a10-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A10 USB PHY 10   - Chen-Yu Tsai <wens@csie.org> 11   - Maxime Ripard <mripard@kernel.org> 14   "#phy-cells": 19       - allwinner,sun4i-a10-usb-phy 20       - allwinner,sun7i-a20-usb-phy [all …] 
 | 
| H A D | allwinner,sun8i-h3-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun8i-h3-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner H3 USB PHY 10   - Chen-Yu Tsai <wens@csie.org> 11   - Maxime Ripard <mripard@kernel.org> 14   "#phy-cells": 19       - allwinner,sun8i-h3-usb-phy 20       - allwinner,sun50i-h616-usb-phy [all …] 
 | 
| H A D | allwinner,sun8i-a23-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun8i-a23-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A23 USB PHY 10   - Chen-Yu Tsai <wens@csie.org> 11   - Maxime Ripard <mripard@kernel.org> 14   "#phy-cells": 19       - allwinner,sun8i-a23-usb-phy 20       - allwinner,sun8i-a33-usb-phy [all …] 
 | 
| H A D | allwinner,sun50i-h6-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun50i-h6-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner H6 USB PHY 10   - Chen-Yu Tsai <wens@csie.org> 11   - Maxime Ripard <mripard@kernel.org> 14   "#phy-cells": 18     const: allwinner,sun50i-h6-usb-phy 22       - description: PHY Control registers [all …] 
 | 
| H A D | allwinner,sun8i-a83t-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun8i-a83t-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A83t USB PHY 10   - Chen-Yu Tsai <wens@csie.org> 11   - Maxime Ripard <mripard@kernel.org> 14   "#phy-cells": 18     const: allwinner,sun8i-a83t-usb-phy 22       - description: PHY Control registers [all …] 
 | 
| H A D | allwinner,sun5i-a13-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun5i-a13-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A13 USB PHY 10   - Chen-Yu Tsai <wens@csie.org> 11   - Maxime Ripard <mripard@kernel.org> 14   "#phy-cells": 18     const: allwinner,sun5i-a13-usb-phy 22       - description: PHY Control registers [all …] 
 | 
| H A D | allwinner,suniv-f1c100s-usb-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,suniv-f1c100s-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner F1C100s USB PHY 10   - Chen-Yu Tsai <wens@csie.org> 11   - Maxime Ripard <mripard@kernel.org> 14   "#phy-cells": 18     const: allwinner,suniv-f1c100s-usb-phy 22     description: PHY Control registers [all …] 
 | 
| H A D | allwinner,sun8i-v3s-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun8i-v3s-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner V3s USB PHY 10   - Chen-Yu Tsai <wens@csie.org> 11   - Maxime Ripard <mripard@kernel.org> 14   "#phy-cells": 18     const: allwinner,sun8i-v3s-usb-phy 22       - description: PHY Control registers [all …] 
 | 
| /linux/arch/arm/boot/dts/marvell/ | 
| H A D | armada-385-clearfog-gtr.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 5  *  Rabeeh Khoury <rabeeh@solid-run.com>, based on Russell King clearfog work 9 	SERDES mapping - 10 	0. SATA1 on CON18, or optionally mini PCIe CON3 - PCIe0 12 	2. SATA0 on CON17, or optionally mini PCIe CON4 - PCIe1 14 	4. mini PCIe CON2 - PCIe2 15 	5. SFP connector, or optionally SGMII Ethernet 1512 PHY 17 	USB 2.0 mapping - 18 	0. USB 2.0 - 0 USB pins header CON12 19 	1. USB 2.0 - 1 mini PCIe CON2 [all …] 
 | 
| H A D | orion5x-netgear-wnr854t.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 4 /dts-v1/; 6 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/input/input.h> 8 #include "orion5x-mv88f5181.dtsi" 11 	model = "Netgear WNR854-t"; 12 	compatible = "netgear,wnr854t", "marvell,orion5x-88f5181", 24 		stdout-path = "serial0:115200n8"; 33 	gpio-keys { 34 		compatible = "gpio-keys"; [all …] 
 | 
| H A D | armada-388-clearfog-base.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 8 /dts-v1/; 9 #include "armada-388-clearfog.dtsi" 13 	compatible = "solidrun,clearfog-base-a1", 14 		"solidrun,clearfog-a1", "marvell,armada388", 17 	gpio-keys { 18 		compatible = "gpio-keys"; 19 		pinctrl-0 = <&rear_button_pins>; 20 		pinctrl-names = "default"; 22 		button-0 { [all …] 
 | 
| /linux/arch/arm/boot/dts/nxp/imx/ | 
| H A D | imx6qp-prtwd3.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 7 /dts-v1/; 8 #include <dt-bindings/gpio/gpio.h> 16 		stdout-path = &uart4; 29 	clock_ksz8081: clock-ksz8081 { 30 		compatible = "fixed-clock"; 31 		#clock-cells = <0>; 32 		clock-frequency = <50000000>; 35 	clock_ksz9031: clock-ksz9031 { 36 		compatible = "fixed-clock"; [all …] 
 | 
| H A D | imx6ull-dhcom-som.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause 6 #include "imx6ull-dhcor-som.dtsi" 10 		/delete-property/ spi2; 11 		/delete-property/ spi3; 28 		stdout-path = "serial0:115200n8"; 31 	reg_ext_3v3_ref: regulator-ext-3v3-ref { 32 		compatible = "regulator-fixed"; 33 		regulator-always-on; 34 		regulator-max-microvolt = <3300000>; 35 		regulator-min-microvolt = <3300000>; [all …] 
 | 
| /linux/arch/arm/boot/dts/st/ | 
| H A D | stm32mp151a-prtt1c.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 6 /dts-v1/; 8 #include "stm32mp151a-prtt1l.dtsi" 14 	clock_ksz9031: clock-ksz9031 { 15 		compatible = "fixed-clock"; 16 		#clock-cells = <0>; 17 		clock-frequency = <25000000>; 20 	clock_sja1105: clock-sja1105 { 21 		compatible = "fixed-clock"; 22 		#clock-cells = <0>; [all …] 
 | 
| /linux/arch/arm64/boot/dts/rockchip/ | 
| H A D | rk3568-nanopi-r5s.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 9 /dts-v1/; 10 #include "rk3568-nanopi-r5s.dtsi" 14 	compatible = "friendlyarm,nanopi-r5s", "rockchip,rk3568"; 20 	gpio-keys { 21 		compatible = "gpio-keys"; 22 		pinctrl-0 = <&gpio4_a0_k1_pin>; 23 		pinctrl-names = "default"; 25 		button-reset { 26 			debounce-interval = <50>; [all …] 
 | 
| /linux/drivers/net/ethernet/chelsio/cxgb3/ | 
| H A D | aq100x.c | 2  * Copyright (c) 2005-2008 Chelsio, Inc. All rights reserved. 14  *      - Redistributions of source code must retain the above 18  *      - Redistributions in binary form must reproduce the above 65 static int aq100x_reset(struct cphy *phy, int wait)  in aq100x_reset()  argument 68 	 * Ignore the caller specified wait time; always wait for the reset to  in aq100x_reset() 71 	int err = t3_phy_reset(phy, MDIO_MMD_VEND1, 3000);  in aq100x_reset() 74 		CH_WARN(phy->adapter, "PHY%d: reset failed (0x%x).\n",  in aq100x_reset() 75 			phy->mdio.prtad, err);  in aq100x_reset() 80 static int aq100x_intr_enable(struct cphy *phy)  in aq100x_intr_enable()  argument 82 	int err = t3_mdio_write(phy, MDIO_MMD_PMAPMD, AQ_IMASK_PMA, IMASK_PMA);  in aq100x_intr_enable() [all …] 
 | 
| /linux/arch/arm64/boot/dts/freescale/ | 
| H A D | imx8mp-debix-som-a-bmb-08.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 /dts-v1/; 9 #include "imx8mp-debix-som-a.dtsi" 12 	model = "Polyhex i.MX8MPlus Debix SOM A on BMB-08"; 13 	compatible = "polyhex,imx8mp-debix-som-a-bmb-08", "polyhex,imx8mp-debix-som-a", 22 		stdout-path = &uart2; 25 	reg_baseboard_vdd3v3: regulator-baseboard-vdd3v3 { 26 		compatible = "regulator-fixed"; 27 		regulator-min-microvolt = <3300000>; 28 		regulator-max-microvolt = <3300000>; [all …] 
 | 
| /linux/arch/arm/boot/dts/microchip/ | 
| H A D | lan966x-kontron-kswitch-d10-mmt.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 8 #include "dt-bindings/phy/phy-lan966x-serdes.h" 16 		stdout-path = "serial0:115200n8"; 19 	gpio-restart { 20 		compatible = "gpio-restart"; 21 		pinctrl-0 = <&reset_pins>; 22 		pinctrl-names = "default"; 23 		gpios = <&gpio 56 GPIO_ACTIVE_LOW>; 29 	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_USART>; [all …] 
 | 
| /linux/arch/arm64/boot/dts/socionext/ | 
| H A D | uniphier-ld11.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/gpio/uniphier-gpio.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 	compatible = "socionext,uniphier-ld11"; 14 	#address-cells = <2>; 15 	#size-cells = <2>; 16 	interrupt-parent = <&gic>; 19 		#address-cells = <2>; 20 		#size-cells = <0>; [all …] 
 |