Home
last modified time | relevance | path

Searched +full:num +full:- +full:irq +full:- +full:priority +full:- +full:bits (Results 1 – 25 of 78) sorted by relevance

1234

/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Darm,nvic.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/interrupt-controller/arm,nvic.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Rob Herring <robh@kernel.org>
13 The NVIC provides an interrupt controller that is tightly coupled to Cortex-M
15 number of interrupts and priority bits per interrupt.
20 - arm,armv7m-nvic # deprecated
21 - arm,v6m-nvic
22 - arm,v7m-nvic
[all …]
/linux/drivers/dma/idxd/
H A Ddevice.c1 // SPDX-License-Identifier: GPL-2.0
7 #include <linux/io-64-nonatomic-lo-hi.h>
9 #include <linux/irq.h>
20 /* Interrupt control bits */
25 genctrl.bits = ioread32(idxd->reg_base + IDXD_GENCTRL_OFFSET); in idxd_unmask_error_interrupts()
28 iowrite32(genctrl.bits, idxd->reg_base + IDXD_GENCTRL_OFFSET); in idxd_unmask_error_interrupts()
35 genctrl.bits = ioread32(idxd->reg_base + IDXD_GENCTRL_OFFSET); in idxd_mask_error_interrupts()
38 iowrite32(genctrl.bits, idxd->reg_base + IDXD_GENCTRL_OFFSET); in idxd_mask_error_interrupts()
45 for (i = 0; i < wq->num_descs; i++) in free_hw_descs()
46 kfree(wq->hw_descs[i]); in free_hw_descs()
[all …]
/linux/drivers/net/ethernet/micrel/
H A Dksz884x.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * drivers/net/ethernet/micrel/ksx884x.c - Micrel KSZ8841/2 PCI Ethernet driver
5 * Copyright (c) 2009-2010 Micrel, Inc.
271 #define PHY_CTRL_INTERVAL (KS884X_P2MBCR_P - KS884X_P1MBCR_P)
293 #define PHY_SPECIAL_INTERVAL (KS884X_P2VCT_P - KS884X_P1VCT_P)
482 (KS8842_PORT_2_CTRL_1 - KS8842_PORT_1_CTRL_1))
587 #define STATIC_MAC_TABLE_ADDR 00-0000FFFF-FFFFFFFF
588 #define STATIC_MAC_TABLE_FWD_PORTS 00-00070000-00000000
589 #define STATIC_MAC_TABLE_VALID 00-00080000-00000000
590 #define STATIC_MAC_TABLE_OVERRIDE 00-00100000-00000000
[all …]
/linux/drivers/net/ethernet/ti/icssg/
H A Dicssg_prueth.h1 /* SPDX-License-Identifier: GPL-2.0 */
4 * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
34 #include <linux/dma-mapping.h>
35 #include <linux/dma/ti-cppi5.h>
36 #include <linux/dma/k3-udma-glue.h>
46 #define PRUETH_MAX_MTU (2000 - ETH_HLEN - ETH_FCS_LEN)
63 #define ICSSG_NUM_ETHTOOL_STATS (ICSSG_NUM_STATS - ICSSG_NUM_STANDARD_STATS)
72 #define ICSS_HS_FW_DEAD 0xDEAD0000 /* lower 16 bits contain error code */
125 unsigned int irq; member
137 unsigned int irq[ICSSG_MAX_RFLOWS]; /* separate irq per flow */ member
[all …]
/linux/arch/powerpc/sysdev/xive/
H A Dcommon.c1 // SPDX-License-Identifier: GPL-2.0-or-later
11 #include <linux/irq.h>
28 #include <asm/irq.h>
31 #include <asm/xive-regs.h>
34 #include "xive-internal.h"
40 #define DBG_VERBOSE(fmt, ...) pr_devel("cpu %d - " fmt, \
50 /* We use only one priority for now */
65 /* The IPIs use the same logical irq number when on the same chip */
67 unsigned int irq; member
73 * Use early_cpu_to_node() for hot-plugged CPUs
[all …]
/linux/drivers/tty/ipwireless/
H A Dhardware.c1 // SPDX-License-Identifier: GPL-2.0
13 * Copyright (C) 2006-2007 Jiri Kosina
21 #include <linux/irq.h>
60 timing_stats.read_time += (jiffies - start_time); in end_read_timing()
67 timing_stats.write_time += (jiffies - start_time); in end_write_timing()
74 unsigned long since = jiffies - timing_stats.last_report_time; in report_timing()
83 ": %u us elapsed - read %lu bytes in %u us, wrote %lu bytes in %u us\n", in report_timing()
163 #define HW_VERSION_UNKNOWN -1
179 /* IER bits*/
183 /* ISR bits */
[all …]
/linux/drivers/net/ethernet/broadcom/genet/
H A Dbcmgenet.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (c) 2014-2025 Broadcom
23 #include <linux/dma-mapping.h>
44 /* Default highest priority queue for multi queue support */
49 (TOTAL_DESC - priv->hw_params->rx_queues * priv->hw_params->rx_bds_per_q)
51 (TOTAL_DESC - priv->hw_params->tx_queues * priv->hw_params->tx_bds_per_q)
57 #define WORDS_PER_BD(p) (p->hw_params->words_per_bd)
60 #define GENET_TDMA_REG_OFF (priv->hw_params->tdma_offset + \
63 #define GENET_RDMA_REG_OFF (priv->hw_params->rdma_offset + \
72 * peripheral registers for CPU-native byte order. in bcmgenet_writel()
[all …]
/linux/drivers/staging/vme_user/
H A Dvme.c1 // SPDX-License-Identifier: GPL-2.0-or-later
24 #include <linux/dma-mapping.h>
51 switch (resource->type) { in find_bridge()
53 return list_entry(resource->entry, struct vme_master_resource, in find_bridge()
54 list)->parent; in find_bridge()
56 return list_entry(resource->entry, struct vme_slave_resource, in find_bridge()
57 list)->parent; in find_bridge()
59 return list_entry(resource->entry, struct vme_dma_resource, in find_bridge()
60 list)->parent; in find_bridge()
62 return list_entry(resource->entry, struct vme_lm_resource, in find_bridge()
[all …]
/linux/drivers/net/dsa/mv88e6xxx/
H A Dglobal2.c1 // SPDX-License-Identifier: GPL-2.0-or-later
7 * Copyright (c) 2016-2017 Savoir-faire Linux Inc.
21 return mv88e6xxx_read(chip, chip->info->global2_addr, reg, val); in mv88e6xxx_g2_read()
26 return mv88e6xxx_write(chip, chip->info->global2_addr, reg, val); in mv88e6xxx_g2_write()
32 return mv88e6xxx_wait_bit(chip, chip->info->global2_addr, reg, in mv88e6xxx_g2_wait_bit()
40 /* Read (and clear most of) the Interrupt Source bits */ in mv88e6xxx_g2_int_source()
119 /* Modern chips use 5 bits to define a device mapping port, in mv88e6xxx_g2_device_mapping_write()
129 int mv88e6xxx_g2_trunk_mask_write(struct mv88e6xxx_chip *chip, int num, in mv88e6xxx_g2_trunk_mask_write() argument
132 u16 val = (num << 12) | (mask & mv88e6xxx_port_mask(chip)); in mv88e6xxx_g2_trunk_mask_write()
146 const u16 port_mask = BIT(mv88e6xxx_num_ports(chip)) - 1; in mv88e6xxx_g2_trunk_mapping_write()
[all …]
/linux/drivers/scsi/aacraid/
H A Daacraid.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
9 * Copyright (c) 2000-2010 Adaptec, Inc.
10 * 2010-2015 PMC-Sierra, Inc. (aacraid@pmc-sierra.com)
11 * 2016-2017 Microsemi Corp. (aacraid@microsemi.com)
34 /*------------------------------------------------------------------------------
36 *----------------------------------------------------------------------------*/
61 /* Bit definitions in IOA->Host Interrupt Register */
90 # define AAC_DRIVER_BRANCH "-custom"
95 #define AAC_NUM_IO_FIB (1024 - AAC_NUM_MGT_FIB)
105 /* Thor: 5 phys. buses: #0: empty, 1-4: 256 targets each */
[all …]
H A Dcommsup.c1 // SPDX-License-Identifier: GPL-2.0-or-later
9 * Copyright (c) 2000-2010 Adaptec, Inc.
10 * 2010-2015 PMC-Sierra, Inc. (aacraid@pmc-sierra.com)
11 * 2016-2017 Microsemi Corp. (aacraid@microsemi.com)
42 * fib_map_alloc - allocate the fib objects
51 dev->max_cmd_size = AAC_MAX_NATIVE_SIZE; in fib_map_alloc()
55 &dev->pdev->dev, dev->max_cmd_size, dev->scsi_host_ptr->can_queue, in fib_map_alloc()
56 AAC_NUM_MGT_FIB, &dev->hw_fib_pa)); in fib_map_alloc()
57 dev->hw_fib_va = dma_alloc_coherent(&dev->pdev->dev, in fib_map_alloc()
58 (dev->max_cmd_size + sizeof(struct aac_fib_xporthdr)) in fib_map_alloc()
[all …]
/linux/drivers/net/ethernet/intel/ice/
H A Dice.h1 /* SPDX-License-Identifier: GPL-2.0 */
19 #include <linux/dma-mapping.h>
89 #define ICE_MAX_NUM_DESC_BY_MAC(hw) ((hw)->mac_type == ICE_MAC_E830 ? \
125 #define ICE_MAX_MTU (ICE_AQ_SET_MAC_FRAME_SIZE_MAX - ICE_ETH_PKT_HDR_PAD)
133 #define ICE_TX_DESC(R, i) (&(((struct ice_tx_desc *)((R)->desc))[i]))
134 #define ICE_RX_DESC(R, i) (&(((union ice_32b_rx_flex_desc *)((R)->desc))[i]))
135 #define ICE_TX_CTX_DESC(R, i) (&(((struct ice_tx_ctx_desc *)((R)->desc))[i]))
136 #define ICE_TX_FDIRDESC(R, i) (&(((struct ice_fltr_desc *)((R)->desc))[i]))
145 /* Default recipes have priority 4 and below, hence priority values between 5..7
146 * can be used as filter priority for advanced switch filter (advanced switch
[all …]
/linux/drivers/net/ethernet/agere/
H A Det131x.c2 * 10/100/1000 Base-T Ethernet Driver for the ET1301 and ET131x series MACs
10 *------------------------------------------------------------------------------
87 MODULE_DESCRIPTION("10/100/1000 Base-T Ethernet Driver for the ET1310 by Agere Systems");
106 * In both cases, when flow control is enabled for either Tx or bi-direction,
156 #define ET131X_PCI_DEVICE_ID_GIG 0xED00 /* ET1310 1000 Base-T 8 */
157 #define ET131X_PCI_DEVICE_ID_FAST 0xED01 /* ET1310 100 Base-T */
173 /* number of RFDs - default and min */
189 u32 word2; /* Bits 10-31 reserved, 0-9 descriptor */
196 * top 16 bits are from the Alcatel Status Word as enumerated in
197 * PE-MCXMAC Data Sheet IPD DS54 0210-1 (also IPD-DS80 0205-2)
[all …]
/linux/drivers/net/ethernet/emulex/benet/
H A Dbe.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright (C) 2005 - 2016 Broadcom
7 * linux-drivers@emulex.com
31 #include <linux/hwmon-sysfs.h>
60 /* Number of bytes of an RX frame that are copied to skb->data */
67 #define BE_MAX_MTU (BE_MAX_JUMBO_FRAME_SIZE - \
71 #define BE_MAX_GSO_SIZE (65535 - 2 * VLAN_HLEN)
105 #define RX_FRAGS_REFILL_WM (RX_Q_LEN - MAX_RX_POST)
111 #define CNTL_SERIAL_NUM_WORD_SZ (sizeof(u16)) /* Byte-sz of serial num word */
136 BUG_ON(limit & (limit - 1)); in MODULO()
[all …]
/linux/drivers/platform/surface/aggregator/
H A Dcontroller.c1 // SPDX-License-Identifier: GPL-2.0+
5 * Copyright (C) 2019-2022 Maximilian Luz <luzmaximilian@gmail.com>
38 /* -- Safe counters. -------------------------------------------------------- */
41 * ssh_seq_reset() - Reset/initialize sequence ID counter.
46 WRITE_ONCE(c->value, 0); in ssh_seq_reset()
50 * ssh_seq_next() - Get next sequence ID.
57 u8 old = READ_ONCE(c->value); in ssh_seq_next()
61 while (unlikely((ret = cmpxchg(&c->value, old, new)) != old)) { in ssh_seq_next()
70 * ssh_rqid_reset() - Reset/initialize request ID counter.
75 WRITE_ONCE(c->value, 0); in ssh_rqid_reset()
[all …]
/linux/drivers/soc/fsl/dpio/
H A Dqbman-portal.c1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
3 * Copyright (C) 2014-2016 Freescale Semiconductor, Inc.
4 * Copyright 2016-2019 NXP
12 #include <soc/fsl/dpaa2-global.h>
14 #include "qbman-portal.h"
54 /* CENA register offsets in memory-backed mode */
178 return readl_relaxed(p->addr_cinh + offset); in qbman_read_register()
184 writel_relaxed(value, p->addr_cinh + offset); in qbman_write_register()
189 return p->addr_cena + offset; in qbman_get_cmd()
234 return last - first; in qm_cyc_diff()
[all …]
/linux/arch/powerpc/platforms/powernv/
H A Dpci-ioda.c1 // SPDX-License-Identifier: GPL-2.0-or-later
17 #include <linux/irq.h>
18 #include <linux/irqchip/irq-msi-lib.h>
30 #include <asm/pci-bridge.h>
33 #include <asm/ppc-pci.h>
39 #include <asm/pnv-pci.h>
64 if (pe->flags & PNV_IODA_PE_DEV) in pe_level_printk()
65 strscpy(pfix, dev_name(&pe->pdev->dev), sizeof(pfix)); in pe_level_printk()
66 else if (pe->flags & (PNV_IODA_PE_BUS | PNV_IODA_PE_BUS_ALL)) in pe_level_printk()
68 pci_domain_nr(pe->pbus), pe->pbus->number); in pe_level_printk()
[all …]
/linux/drivers/dma/
H A Dste_dma40.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) Ericsson AB 2007-2008
4 * Copyright (C) ST-Ericsson SA 2008-2010
5 * Author: Per Forlin <per.forlin@stericsson.com> for ST-Ericsson
6 * Author: Jonas Aaberg <jonas.aberg@stericsson.com> for ST-Ericsson
9 #include <linux/dma-mapping.h>
32 * struct stedma40_platform_data - Configuration struct for the dma device.
34 * @disabled_channels: A vector, ending with -1, that marks physical channels
59 #define D40_PHY_CHAN -1
137 * enum d40_command - The different commands and/or statuses.
[all …]
/linux/drivers/net/ethernet/realtek/
H A D8139cp.c3 Copyright 2001-2004 Jeff Garzik <jgarzik@pobox.com>
8 Copyright 1999-2001 by Donald Becker. [natsemi.c]
9 Written 1997-2001 by Donald Becker. [8139too.c]
10 Copyright 1998-2001 by Jes Sorensen, <jes@trained-monkey.org>. [acenic.c]
23 Wake-on-LAN support - Felipe Damasio <felipewd@terra.com.br>
24 PCI suspend/resume - Felipe Damasio <felipewd@terra.com.br>
25 LinkChg interrupt - Felipe Damasio <felipewd@terra.com.br>
30 Low priority TODO:
33 * Investigate using skb->priority with h/w VLAN priority
34 * Investigate using High Priority Tx Queue with skb->priority
[all …]
/linux/drivers/usb/chipidea/
H A Dudc.c1 // SPDX-License-Identifier: GPL-2.0
3 * udc.c - ChipIdea UDC driver
5 * Copyright (C) 2008 Chipidea - MIPS Technologies, Inc. All rights reserved.
13 #include <linux/dma-direct.h>
22 #include <linux/usb/otg-fsm.h>
27 #include "bits.h"
57 * @num: endpoint number
62 static inline int hw_ep_bit(int num, int dir) in hw_ep_bit() argument
64 return num + ((dir == TX) ? 16 : 0); in hw_ep_bit()
69 int fill = 16 - ci->hw_ep_max / 2; in ep_to_bit()
[all …]
/linux/arch/arm/kernel/
H A Dsetup.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 1995-2001 Russell King
46 #include <asm/mach-types.h>
54 #include <asm/mach/irq.h>
137 u32 irq[4]; member
300 /* I-cache aliases will be handled by D-cache aliasing code */ in cpu_has_aliasing_icache()
353 * These functions re-use the assembly code in head.S, which
527 * cpu_init - initialise one CPU.
529 * cpu_init sets up the per-CPU stacks.
552 * In Thumb-2, msr with an immediate value is not allowed. in cpu_init()
[all …]
/linux/sound/pci/au88x0/
H A Dau88x0_core.c1 // SPDX-License-Identifier: GPL-2.0-or-later
45 01-03-2003 First revision.
46 01-21-2003 Some bug fixes.
47 17-02-2003 many bugfixes after a big versioning mess.
48 18-02-2003 JAAAAAHHHUUUUUU!!!! The mixer works !! I'm just so happy !
51 20-02-2003 First steps into the ALSA world.
52 28-02-2003 As my birthday present, i discovered how the DMA buffer pages really
53 work :-). It was all wrong.
54 12-03-2003 ALSA driver starts working (2 channels).
55 16-03-2003 More srcblock_setupchannel discoveries.
[all …]
/linux/drivers/tty/serial/
H A Dimx.c1 // SPDX-License-Identifier: GPL-2.0+
31 #include <linux/dma-mapping.h>
33 #include <asm/irq.h>
34 #include <linux/dma/imx-dma.h>
111 #define UCR4_CTSTL_MASK 0x3F /* CTS trigger is 6 bits wide */
123 #define UFCR_RXTL_MASK 0x3F /* Receiver trigger 6 bits wide */
126 #define UFCR_RFDIV_REG(x) (((x) < 7 ? 6 - (x) : 6) << 7)
162 /* We've been assigned a range on the "Low-density serial ports" major */
169 * for any change. They generally aren't connected to an IRQ
175 #define DRIVER_NAME "IMX-uart"
[all …]
/linux/drivers/soc/fsl/qbman/
H A Dqman_ccsr.c1 /* Copyright 2008 - 2016 Freescale Semiconductor, Inc.
101 * Corenet initiator settings. Stash request queues are 4-deep to match cores
102 * ability to snarf. Stash priority is 3, other priorities are 2.
111 /* Follows WQ_CS_CFG0-5 */
134 #define QM_EIRQ_MBEI 0x02000000 /* Multi-bit ECC Error */
135 #define QM_EIRQ_SBEI 0x01000000 /* Single-bit ECC Error */
139 #define QM_EIRQ_IDDI 0x00000800 /* Invalid Dequeue (Direct-connect) */
158 u32 info; /* res[30-31], ptyp[29], pnum[24-28], fqid[0-23] */
163 return p->info & BIT(29); in qm_ecir_is_dcp()
168 return (p->info >> 24) & 0x1f; in qm_ecir_get_pnum()
[all …]
/linux/drivers/net/ethernet/atheros/atl1c/
H A Datl1c_main.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Copyright(c) 2008 - 2009 Atheros Corporation. All rights reserved.
6 * Copyright(c) 1999 - 2005 Intel Corporation. All rights reserved.
14 * atl1c_pci_tbl - PCI Device ID Table
98 if (hw->nic_type == athr_l1c || hw->nic_type == athr_l2c) { in atl1c_pcie_patch()
108 if (hw->nic_type == athr_l2c_b && hw->revision_id == L2CB_V10) { in atl1c_pcie_patch()
121 if (hw->nic_type == athr_l2c_b || hw->nic_type == athr_l1d) { in atl1c_pcie_patch()
133 * atl1c_init_pcie - init PCIE module
139 struct pci_dev *pdev = hw->adapter->pdev; in atl1c_reset_pcie()
153 /* wol sts read-clear */ in atl1c_reset_pcie()
[all …]

1234