Home
last modified time | relevance | path

Searched +full:multi +full:- +full:purpose (Results 1 – 25 of 283) sorted by relevance

12345678910>>...12

/linux/include/media/i2c/
H A Dtw9910.h1 /* SPDX-License-Identifier: GPL-2.0-only */
16 /* MPOUT (multi-purpose output) pin functions */
29 * struct tw9910_video_info - tw9910 driver interface structure
31 * @mpout: Selected function of MPOUT (multi-purpose output) pin.
/linux/Documentation/devicetree/bindings/soc/ti/
H A Dkeystone-navigator-qmss.txt5 multi-core Navigator. QMSS consist of queue managers, packed-data structure
9 management of the packet queues. Packets are queued/de-queued by writing or
20 - compatible : Must be "ti,keystone-navigator-qmss".
21 : Must be "ti,66ak2g-navss-qm" for QMSS on K2G SoC.
22 - clocks : phandle to the reference clock for this device.
23 - queue-range : <start number> total range of queue numbers for the device.
24 - linkram0 : <address size> for internal link ram, where size is the total
26 - linkram1 : <address size> for external link ram, where size is the total
29 - qmgrs : child node describing the individual queue managers on the
32 -- managed-queues : the actual queues managed by each queue manager
[all …]
/linux/Documentation/devicetree/bindings/media/
H A Dcnm,wave521c.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Chips&Media Wave 5 Series multi-standard codec IP
10 - Nas Chung <nas.chung@chipsnmedia.com>
11 - Jackson Lee <jackson.lee@chipsnmedia.com>
14 The Chips&Media WAVE codec IP is a multi format video encoder/decoder
19 - enum:
20 - ti,j721s2-wave521c
21 - const: cnm,wave521c
[all …]
/linux/Documentation/devicetree/bindings/phy/
H A Dapm,xgene-phy.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/phy/apm,xgene-phy.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: APM X-Gene 15Gbps Multi-purpose PHY
10 - Khuong Dinh <khuong@os.amperecomputing.com>
13 PHY nodes are defined to describe on-chip 15Gbps Multi-purpose PHY. Each
19 - const: apm,xgene-phy
24 '#phy-cells':
32 apm,tx-eye-tuning:
[all …]
/linux/tools/net/ynl/pyynl/
H A Dcli.py2 # SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
44 YNL CLI utility - a general purpose netlink utility that uses YAML
48 The --multi option can be repeated to include several do operations
55 spec_group.add_argument('--family', dest='family', type=str,
57 spec_group.add_argument('--list-families', action='store_true',
59 spec_group.add_argument('--spec', dest='spec', type=str,
62 parser.add_argument('--schema', dest='schema', type=str)
63 parser.add_argument('--no-schema', action='store_true')
64 parser.add_argument('--json', dest='json_text', type=str)
67 group.add_argument('--do', dest='do', metavar='DO-OPERATION', type=str)
[all …]
/linux/drivers/media/dvb-frontends/drx39xyj/
H A Ddrx_dap_fasi.h2 Copyright (c), 2004-2005,2007-2010 Trident Microsystems, Inc.
20 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
48 /*-------- compilation control switches --------------------------------------*/
53 /*-------- Required includes -------------------------------------------------*/
57 /*-------- Defines, configuring the API --------------------------------------*/
98 #error At least one of short- or long-addressing format must be allowed.
103 * Single/master multi master setting
106 * Comments about SINGLE MASTER/MULTI MASTER modes:
113 * + multi master mode means use of repeated starts
118 * Single/multi master selected via the flags in the FASI protocol.
[all …]
/linux/Documentation/devicetree/bindings/pwm/
H A Dst,stmpe-pwm.txt4 (ST Multi-Purpose Expander) chips. The PWM is registered as a
8 - compatible: should be:
9 - "st,stmpe-pwm"
10 - #pwm-cells: should be 2. See pwm.yaml in this directory for a description of
16 compatible = "st,stmpe-pwm";
17 #pwm-cells = <2>;
/linux/drivers/net/wireless/ath/ath9k/
H A Dwmi.h2 * Copyright (c) 2010-2011 Atheros Communications Inc.
5 * purpose with or without fee is hereby granted, provided that the above
45 * 64 - HTC header - WMI header - 1 / txstatus
167 /* multi write section */
173 /* multi rmw section */
196 ret = ath9k_wmi_cmd(priv->wmi, _wmi_cmd, NULL, 0, \
203 ret = ath9k_wmi_cmd(priv->wmi, _wmi_cmd, \
/linux/Documentation/userspace-api/netlink/
H A Dgenetlink-legacy.rst1 .. SPDX-License-Identifier: BSD-3-Clause
9 the ``genetlink-legacy`` protocol level.
15 -------
29 --------------------
31 New Netlink families should use ``multi-attr`` to define arrays.
35 For reference the ``multi-attr`` array may look like this::
37 [ARRAY-ATTR]
41 [SOME-OTHER-ATTR]
42 [ARRAY-ATTR]
47 where ``ARRAY-ATTR`` is the array entry type.
[all …]
/linux/Documentation/staging/
H A Dxz.rst1 .. SPDX-License-Identifier: 0BSD
10 XZ is a general purpose data compression format with high compression
19 For userspace, `XZ Utils`_ provide a zlib-like compression library
20 and a gzip-like command line tool.
28 The xz_dec module provides XZ decompressor with single-call (buffer
29 to buffer) and multi-call (stateful) APIs in include/linux/xz.h.
39 - ``$(call if_changed,xzkern)`` is for compressing the kernel image.
40 It runs the script scripts/xz_wrap.sh which uses arch-optimized
43 - ``$(call if_changed,xzkern_with_size)`` is like ``xzkern`` above but
44 this also appends a four-byte trailer containing the uncompressed size
[all …]
/linux/Documentation/networking/
H A Dsctp.rst1 .. SPDX-License-Identifier: GPL-2.0
12 transparent multi-homing, and multiple ordered streams of messages.
16 general purpose transport.
23 referred to as the UDP-style API of the Sockets Extensions for SCTP, as
24 proposed in IETF Internet-Drafts.
29 - lksctp can be built as statically or as a module. However, be aware that
32 - There is tentative support for IPv6, but most work has gone towards
42 <linux-sctp@vger.kernel.org>
/linux/drivers/firmware/arm_scmi/
H A Dprotocols.h1 /* SPDX-License-Identifier: GPL-2.0 */
44 * struct scmi_msg_resp_prot_version - Response for a message
61 * struct scmi_msg - Message(Tx/Rx) structure
72 * struct scmi_msg_hdr - Message(Tx/Rx) header
94 * struct scmi_xfer - Structure representing a message flow
96 * @transfer_id: Unique ID for debug & profiling purpose
99 * @rx: Receive message, the buffer should be pre-allocated to store
100 * message. If request-ACK protocol is used, we can reuse the same
113 * though the timed-out transaction will anyway cause the command
114 * request to be reported as failed by time-out, the underlying xfer
[all …]
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dmarvell,mvebu-pinctrl.txt3 The pinctrl driver enables Marvell SoCs to configure the multi-purpose pins
7 Please refer to pinctrl-bindings.txt in this directory for details of the
16 - compatible: "marvell,<soc>-pinctrl"
17 Please refer to each marvell,<soc>-pinctrl.txt binding doc for supported SoCs.
20 - marvell,pins: string array of mpp pins or group of pins to be muxed.
21 - marvell,function: string representing a function to mux to for all
23 common for all marvell,pins. Please refer to marvell,<soc>-pinctrl.txt for
31 reg-shift = <2>;
34 pinctrl-0 = <&pmx_uart1_sw>;
35 pinctrl-names = "default";
[all …]
/linux/Documentation/arch/arm/samsung/
H A Dbootloader-interface.rst12 for information purpose only.
14 In the document "boot loader" means any of following: U-boot, proprietary
19 1. Non-Secure mode
24 Offset Value Purpose
42 Offset Value Purpose
54 Offset Value Purpose
65 3. Other (regardless of secure/non-secure mode)
70 Offset Value Purpose
72 0x0908 Non-zero Secondary CPU boot up indicator
79 AFTR - ARM Off Top Running, a low power mode, Cortex cores and many other
[all …]
/linux/include/dt-bindings/pinctrl/
H A Dqcom,pmic-mpp.h1 /* SPDX-License-Identifier: GPL-2.0 */
4 * Multi-Purpose Pin binding.
10 /* power-source */
70 /* Only supported for MPP_05-MPP_08 */
76 * Analog Input - Set the source for analog input.
77 * To be used with "qcom,amux-route" property
/linux/Documentation/devicetree/bindings/mailbox/
H A Dmediatek,gce-props.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mailbox/mediatek,gce-props.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Houlong Wei <houlong.wei@mediatek.com>
13 The Global Command Engine (GCE) is an instruction based, multi-threaded,
14 single-core command dispatcher for MediaTek hardware. The Command Queue
18 We use mediatek,gce-mailbox.yaml to define the properties for CMDQ mailbox
28 mediatek,gce-events:
32 The property mediatek,gce-events is used to obtain the event IDs.
[all …]
/linux/Documentation/devicetree/bindings/mfd/
H A Dtc3589x.txt1 * Toshiba TC3589x multi-purpose expander
3 The Toshiba TC3589x series are I2C-based MFD devices which may expose the
4 following built-in devices: gpio, keypad, rotator (vibrator), PWM (for
7 - TC35890
8 - TC35892
9 - TC35893
10 - TC35894
11 - TC35895
12 - TC35896
15 - compatible : must be "toshiba,tc35890", "toshiba,tc35892", "toshiba,tc35893",
[all …]
/linux/arch/powerpc/boot/dts/fsl/
H A De6500_power_isa.dtsi25 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
37 power-isa-version = "2.06";
38 power-isa-b; // Base
39 power-isa-e; // Embedded
40 power-isa-atb; // Alternate Time Base
41 power-isa-cs; // Cache Specification
42 power-isa-ds; // Decorated Storage
43 power-isa-e.ed; // Embedded.Enhanced Debug
44 power-isa-e.pd; // Embedded.External PID
45 power-isa-e.hv; // Embedded.Hypervisor
[all …]
/linux/drivers/mfd/
H A Dvx855.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Linux multi-function-device driver (MFD) for the integrated peripherals
31 /* General Purpose Power Management */
68 return -ENODEV; in vx855_probe()
72 dev_warn(&pdev->dev, in vx855_probe()
74 ret = -ENODEV; in vx855_probe()
82 /* As the region identified here includes many non-GPIO things, we in vx855_probe()
89 ret = mfd_add_devices(&pdev->dev, -1, vx855_cells, ARRAY_SIZE(vx855_cells), in vx855_probe()
92 /* we always return -ENODEV here in order to enable other in vx855_probe()
93 * drivers like old, not-yet-platform_device ported i2c-viapro */ in vx855_probe()
[all …]
/linux/drivers/scsi/snic/
H A Dsnic_io.c1 // SPDX-License-Identifier: GPL-2.0-only
25 struct snic *snic = svnic_dev_priv(wq->vdev); in snic_wq_cmpl_frame_send()
27 SNIC_BUG_ON(buf->os_buf == NULL); in snic_wq_cmpl_frame_send()
30 SNIC_HOST_INFO(snic->shost, in snic_wq_cmpl_frame_send()
32 buf->os_buf); in snic_wq_cmpl_frame_send()
34 SNIC_TRC(snic->shost->host_no, 0, 0, in snic_wq_cmpl_frame_send()
35 ((ulong)(buf->os_buf) - sizeof(struct snic_req_info)), 0, 0, in snic_wq_cmpl_frame_send()
38 buf->os_buf = NULL; in snic_wq_cmpl_frame_send()
54 spin_lock_irqsave(&snic->wq_lock[q_num], flags); in snic_wq_cmpl_handler_cont()
55 svnic_wq_service(&snic->wq[q_num], in snic_wq_cmpl_handler_cont()
[all …]
/linux/drivers/phy/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
23 Generic MIPI D-PHY support.
25 Provides a number of helpers a core functions for MIPI D-PHY
51 Enable support for the USB high-speed SNPS eUSB2 phy on select
55 tristate "APM X-Gene 15Gbps PHY support"
59 This option enables support for APM X-Gene SoC multi-purpose PHY.
70 interface to interact with USB GEN-II and USB 3.x PHY that is part
84 tristate "Airoha PCIe-PHY Driver"
94 tristate "NXP PTN3222 1-port eUSB2 to USB2 redriver"
99 Enable this to support NXP PTN3222 1-port eUSB2 to USB2 Redriver.
/linux/drivers/infiniband/ulp/srpt/
H A Dib_dm_mad.h2 * Copyright (c) 2006 - 2009 Mellanox Technology Inc. All rights reserved.
14 * - Redistributions of source code must retain the above
18 * - Redistributions in binary form must reproduce the above
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
69 * Contains a management datagram header, reliable multi-packet transaction
71 * - The SRP target implementation does not use RMPP or ib_dm_hdr when sending
73 * - The header size must be exactly 64 bytes (IB_MGMT_DEVICE_HDR), since this
75 * - The maximum supported size for a management datagram when not using RMPP
76 * is 256 bytes -- 64 bytes header and 192 (IB_MGMT_DEVICE_DATA) bytes data.
/linux/drivers/clk/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0
59 Low-Noise JESD204B Compliant Clock Jitter Cleaner With Dual Loop PLLs
87 These multi-function devices have two fixed-rate oscillators, clocked at 32KHz each.
91 tristate "Raspberry Pi RP1-based clock support"
96 This multi-function device has 3 main PLLs and several clock
97 generators to drive the internal sub-peripherals.
106 multi-function device has one fixed-rate oscillator, clocked
137 be pre-programmed to support other configurations and features not yet
186 This driver supports TI CDCE706 programmable 3-PLL clock synthesizer.
204 For example, the CDCE925 contains two PLLs with spread-spectrum
[all …]
/linux/lib/crypto/mpi/
H A Dmpicoder.c1 /* mpicoder.c - Coder for the external representation of MPIs
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
27 #include "mpi-internal.h"
32 * mpi_read_raw_data - Read a raw byte stream as a positive integer
46 nbytes--; in mpi_read_raw_data()
55 nbits -= count_leading_zeros(buffer[0]) - (BITS_PER_LONG - 8); in mpi_read_raw_data()
61 val->nbits = nbits; in mpi_read_raw_data()
62 val->sign = 0; in mpi_read_raw_data()
63 val->nlimbs = nlimbs; in mpi_read_raw_data()
[all …]
/linux/drivers/net/wireless/ath/ath5k/
H A Dbase.h1 /*-
2 * Copyright (c) 2002-2007 Sam Leffler, Errno Consulting
15 * 3. Neither the names of the above-listed copyright holders nor the names
27 * AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL
70 struct ieee80211_tx_rate rates[4]; /* number of multi-rate stages */
116 #define ath5k_hw_hasbssidmask(_ah) (ah->ah_version == AR5K_AR5212)
119 #define ath5k_hw_hasveol(_ah) (ah->ah_version != AR5K_AR5210)

12345678910>>...12