Home
last modified time | relevance | path

Searched +full:mediatek +full:- +full:display (Results 1 – 25 of 35) sorted by relevance

12

/linux/Documentation/devicetree/bindings/display/mediatek/
H A Dmediatek,merge.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,merge.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Mediatek display merge
10 - Chun-Kuang Hu <chunkuang.hu@kernel.org>
11 - Philipp Zabel <p.zabel@pengutronix.de>
14 Mediatek display merge, namely MERGE, is used to merge two slice-per-line
15 inputs into one side-by-side output.
18 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml
[all …]
H A Dmediatek,color.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,color.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Mediatek display color processor
10 - Chun-Kuang Hu <chunkuang.hu@kernel.org>
11 - Philipp Zabel <p.zabel@pengutronix.de>
14 Mediatek display color processor, namely COLOR, provides hue, luma and
19 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml
25 - enum:
[all …]
H A Dmediatek,split.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,split.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Mediatek display split
10 - Chun-Kuang Hu <chunkuang.hu@kernel.org>
11 - Philipp Zabel <p.zabel@pengutronix.de>
14 Mediatek display split, namely SPLIT, is used to split stream to two
18 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml
24 - enum:
[all …]
H A Dmediatek,dp.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,dp.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: MediaTek Display Port Controller
10 - Chun-Kuang Hu <chunkuang.hu@kernel.org>
11 - Jitao shi <jitao.shi@mediatek.com>
14 MediaTek DP and eDP are different hardware and there are some features
24 - mediatek,mt8188-dp-tx
25 - mediatek,mt8188-edp-tx
[all …]
H A Dmediatek,padding.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,padding.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: MediaTek Display Padding
10 - Chun-Kuang Hu <chunkuang.hu@kernel.org>
11 - Philipp Zabel <p.zabel@pengutronix.de>
16 width of a layer to be 2-pixel-align, or 4-pixel-align when ETHDR is enabled,
24 - enum:
25 - mediatek,mt8188-disp-padding
[all …]
H A Dmediatek,cec.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,cec.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Mediatek HDMI CEC Controller
10 - CK Hu <ck.hu@mediatek.com>
11 - Jitao shi <jitao.shi@mediatek.com>
19 - mediatek,mt7623-cec
20 - mediatek,mt8167-cec
21 - mediatek,mt8173-cec
[all …]
H A Dmediatek,hdmi-ddc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,hdmi-ddc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Mediatek HDMI DDC
10 - CK Hu <ck.hu@mediatek.com>
11 - Jitao shi <jitao.shi@mediatek.com>
19 - mediatek,mt7623-hdmi-ddc
20 - mediatek,mt8167-hdmi-ddc
21 - mediatek,mt8173-hdmi-ddc
[all …]
H A Dmediatek,hdmi.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,hdmi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Mediatek HDMI Encoder
10 - CK Hu <ck.hu@mediatek.com>
11 - Jitao shi <jitao.shi@mediatek.com>
14 The Mediatek HDMI encoder can generate HDMI 1.4a or MHL 2.0 signals from
20 - mediatek,mt2701-hdmi
21 - mediatek,mt7623-hdmi
[all …]
/linux/Documentation/devicetree/bindings/media/
H A Dmediatek,mdp3-tcc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/media/mediatek,mdp3-tcc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: MediaTek Media Data Path 3 Tone Curve Conversion
10 - Matthias Brugger <matthias.bgg@gmail.com>
16 brightness range that standard display devices typically support.
21 - enum:
22 - mediatek,mt8195-mdp3-tcc
23 - items:
[all …]
H A Dmediatek,mdp3-tdshp.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/media/mediatek,mdp3-tdshp.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: MediaTek Media Data Path 3 Two-Dimensional Sharpness
10 - Matthias Brugger <matthias.bgg@gmail.com>
11 - Moudy Ho <moudy.ho@mediatek.com>
14 Two-Dimensional Sharpness (TDSHP) is a Media Profile Path 3 (MDP3) component
20 - enum:
21 - mediatek,mt8195-mdp3-tdshp
[all …]
H A Dmediatek,mdp3-hdr.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/media/mediatek,mdp3-hdr.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: MediaTek Media Data Path 3 HDR
10 - Matthias Brugger <matthias.bgg@gmail.com>
11 - Moudy Ho <moudy.ho@mediatek.com>
20 - enum:
21 - mediatek,mt8195-mdp3-hdr
22 - items:
[all …]
H A Dmediatek,mdp3-fg.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/media/mediatek,mdp3-fg.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: MediaTek Media Data Path 3 Film Grain
10 - Matthias Brugger <matthias.bgg@gmail.com>
11 - Moudy Ho <moudy.ho@mediatek.com>
20 - enum:
21 - mediatek,mt8195-mdp3-fg
22 - items:
[all …]
H A Dmediatek,mdp3-stitch.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/media/mediatek,mdp3-stitch.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: MediaTek Media Data Path 3 STITCH
10 - Matthias Brugger <matthias.bgg@gmail.com>
11 - Moudy Ho <moudy.ho@mediatek.com>
20 - enum:
21 - mediatek,mt8195-mdp3-stitch
22 - items:
[all …]
/linux/Documentation/devicetree/bindings/iommu/
H A Dmediatek,iommu.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/iommu/mediatek,iommu.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: MediaTek IOMMU Architecture Implementation
10 - Yong Wu <yong.wu@mediatek.com>
13 Some MediaTek SOCs contain a Multimedia Memory Management Unit (M4U), and
16 ARM Short-Descriptor translation table format for address translation.
24 +--------+
26 gals0-rx gals1-rx (Global Async Local Sync rx)
[all …]
/linux/drivers/gpu/drm/mediatek/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 tristate "DRM Support for Mediatek SoCs"
19 Choose this option if you have a Mediatek SoCs.
20 The module will be called mediatek-drm
25 tristate "DRM DPTX Support for MediaTek SoCs"
31 DRM/KMS Display Port driver for MediaTek SoCs.
40 MediaTek SoC HDMI common library
43 tristate "DRM HDMI Support for Mediatek SoCs"
47 DRM/KMS HDMI driver for Mediatek SoCs
50 tristate "DRM HDMI v2 IP support for MediaTek SoCs"
[all …]
H A Dmtk_disp_aal.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2021 MediaTek Inc.
12 #include <linux/soc/mediatek/mtk-cmdq.h>
40 * struct mtk_disp_aal - Display Adaptive Ambient Light driver structure
57 return clk_prepare_enable(aal->clk); in mtk_aal_clk_enable()
64 clk_disable_unprepare(aal->clk); in mtk_aal_clk_disable()
77 mtk_ddp_write(cmdq_pkt, sz, &aal->cmdq_reg, aal->regs, DISP_AAL_SIZE); in mtk_aal_config()
78 mtk_ddp_write(cmdq_pkt, sz, &aal->cmdq_reg, aal->regs, DISP_AAL_OUTPUT_SIZE); in mtk_aal_config()
82 * mtk_aal_gamma_get_lut_size() - Get gamma LUT size for AAL
91 if (aal->data && aal->data->has_gamma) in mtk_aal_gamma_get_lut_size()
[all …]
H A Dmtk_hdmi_ddc_v2.c1 // SPDX-License-Identifier: GPL-2.0
3 * MediaTek HDMI v2 Display Data Channel Driver
5 * Copyright (c) 2021 MediaTek Inc.
48 regmap_read(ddc->regs, HDCP2X_DDCM_STATUS, &val); in mtk_ddc_check_and_rise_low_bus()
50 regmap_update_bits(ddc->regs, DDC_CTRL, DDC_CTRL_CMD, in mtk_ddc_check_and_rise_low_bus()
58 regmap_read(ddc->regs, DDC_CTRL, &ddc_ctrl); in mtk_ddc_check_and_rise_low_bus()
59 regmap_read(ddc->regs, HPD_DDC_CTRL, &hpd_ddc_ctrl); in mtk_ddc_check_and_rise_low_bus()
60 regmap_read(ddc->regs, HPD_DDC_STATUS, &hpd_ddc_status); in mtk_ddc_check_and_rise_low_bus()
64 return -EIO; in mtk_ddc_check_and_rise_low_bus()
79 dev_err(ddc->dev, "Invalid DDCM write request\n"); in mtk_ddcm_write_hdmi()
[all …]
H A Dmtk_dpi.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2014 MediaTek Inc.
4 * Author: Jie Qiu <jie.qiu@mediatek.com>
13 #include <linux/media-bus-format.h>
18 #include <linux/soc/mediatek/mtk-mmsys.h>
128 * struct mtk_dpi_conf - Configuration of mediatek dpi.
129 * @dpi_factor: SoC-specific pixel clock PLL factor values.
179 u32 tmp = readl(dpi->regs + offset) & ~mask; in mtk_dpi_mask()
182 writel(tmp, dpi->regs + offset); in mtk_dpi_mask()
215 mtk_dpi_mask(dpi, DPI_TGEN_HWIDTH, sync->sync_width << HPW, in mtk_dpi_config_hsync()
[all …]
/linux/Documentation/devicetree/bindings/sound/
H A Dmt8195-mt6359.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/mt8195-mt6359.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: MediaTek MT8195 ASoC sound card driver
10 - Trevor Wu <trevor.wu@mediatek.com>
16 - $ref: sound-card-common.yaml#
21 - mediatek,mt8195_mt6359_rt1019_rt5682
22 - mediatek,mt8195_mt6359_rt1011_rt5682
23 - mediatek,mt8195_mt6359_max98390_rt5682
[all …]
/linux/drivers/pwm/
H A Dpwm-mtk-disp.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * MediaTek display pulse-width-modulation controller driver.
4 * Copyright (c) 2015 MediaTek Inc.
5 * Author: YH Huang <yh.huang@mediatek.com>
25 #define PWM_PERIOD_MASK ((1 << PWM_PERIOD_BIT_WIDTH) - 1)
60 void __iomem *address = mdp->base + offset; in mtk_disp_pwm_update_bits()
77 if (state->polarity != PWM_POLARITY_NORMAL) in mtk_disp_pwm_apply()
78 return -EINVAL; in mtk_disp_pwm_apply()
80 if (!state->enabled && mdp->enabled) { in mtk_disp_pwm_apply()
82 mdp->data->enable_mask, 0x0); in mtk_disp_pwm_apply()
[all …]
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 bool "Pulse-Width Modulation (PWM) Support"
5 Generic Pulse-Width Modulation (PWM) support.
7 In Pulse-Width Modulation, a variation of the width of pulses
12 display backlights.
57 will be called pwm-ab8500.
74 will be called pwm-airoha.
86 will be called pwm-apple.
95 will be called pwm-argon-fan-hat.
105 will be called pwm-atmel.
[all …]
/linux/drivers/media/platform/mediatek/vcodec/decoder/
H A Dvdec_vpu_if.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * Copyright (c) 2016 MediaTek Inc.
4 * Author: PC Chen <pc.chen@mediatek.com>
13 * struct vdec_vpu_inst - VPU instance for video codec
23 * @signaled : 1 - Host has received ack message from VPU, 0 - not received
49 * vpu_dec_init - init decoder instance and allocate required resource in VPU.
56 * vpu_dec_start - start decoding, basically the function will be invoked once
66 * vpu_dec_end - end decoding, basically the function will be invoked once
69 * and check if there is a new decoded frame available to display.
76 * vpu_dec_deinit - deinit decoder instance and resource freed in VPU.
[all …]
/linux/drivers/regulator/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
38 managed regulators and simple non-configurable regulators.
64 the netlink mechanism. User-space applications can subscribe to these events
65 for real-time updates on various regulator events.
75 They provide two I2C-controlled DC/DC step-down converters with
101 tristate "Active-semi act8865 voltage regulator"
106 This driver controls a active-semi act8865 voltage output
110 tristate "Active-semi ACT8945A voltage regulator"
113 This driver controls a active-semi ACT8945A voltage regulator
114 via I2C bus. The ACT8945A features three step-down DC/DC converters
[all …]
/linux/Documentation/devicetree/bindings/mfd/
H A Dmediatek,mt6370.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mfd/mediatek,mt6370.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: MediaTek MT6370 SubPMIC
10 - ChiYuan Huang <cy_huang@richtek.com>
13 MT6370 is a highly-integrated smart power management IC, which includes a
14 single cell Li-Ion/Li-Polymer switching battery charger, a USB Type-C &
16 driver, a backlight WLED driver, a display bias driver and a general LDO for
21 const: mediatek,mt6370
[all …]
/linux/
H A DMAINTAINERS5 ---------------------------------------------------
21 W: *Web-page* with status/info
23 B: URI for where to file *bugs*. A web-page with detailed bug
28 patches to the given subsystem. This is either an in-tree file,
29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst
47 N: [^a-z]tegra all files whose path contains tegra
65 ----------------
90 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS)
92 L: linux-scsi@vger.kernel.org
95 F: drivers/scsi/3w-*
[all …]

12