/linux/drivers/phy/marvell/ |
H A D | phy-pxa-28nm-hsic.c | 1 // SPDX-License-Identifier: GPL-2.0-only 59 struct platform_device *pdev = mv_phy->pdev; in mv_hsic_phy_init() 60 void __iomem *base = mv_phy->base; in mv_hsic_phy_init() 63 clk_prepare_enable(mv_phy->clk); in mv_hsic_phy_init() 80 dev_err(&pdev->dev, "HSIC PHY PLL not locked after 100mS."); in mv_hsic_phy_init() 81 clk_disable_unprepare(mv_phy->clk); in mv_hsic_phy_init() 90 struct platform_device *pdev = mv_phy->pdev; in mv_hsic_phy_power_on() 91 void __iomem *base = mv_phy->base; in mv_hsic_phy_power_on() 96 /* Avoid SE0 state when resume for some device will take it as reset */ in mv_hsic_phy_power_on() 98 reg |= PHY_28NM_HSIC_S2H_HSIC_EN; /* Enable HSIC PHY */ in mv_hsic_phy_power_on() [all …]
|
/linux/drivers/phy/tegra/ |
H A D | xusb-tegra210.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) 2014-2020, NVIDIA CORPORATION. All rights reserved. 27 ((x) ? (11 + ((x) - 1) * 6) : 0) 451 for (map = tegra210_usb3_map; map->type; map++) { in tegra210_usb3_lane_map() 452 if (map->index == lane->index && in tegra210_usb3_lane_map() 453 strcmp(map->type, lane->pad->soc->name) == 0) { in tegra210_usb3_lane_map() 454 dev_dbg(lane->pad->padctl->dev, "lane = %s map to port = usb3-%d\n", in tegra210_usb3_lane_map() 455 lane->pad->soc->lanes[lane->index].name, map->port); in tegra210_usb3_lane_map() 456 return map->port; in tegra210_usb3_lane_map() 460 return -EINVAL; in tegra210_usb3_lane_map() [all …]
|
H A D | xusb-tegra186.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (c) 2016-2022, NVIDIA CORPORATION. All rights reserved. 21 #define HS_CURR_LEVEL_PADX_SHIFT(x) ((x) ? (11 + (x - 1) * 6) : 0) 280 writel(value, priv->ao_regs + offset); in ao_writel() 285 return readl(priv->ao_regs + offset); in ao_readl() 304 return ERR_PTR(-ENOMEM); in tegra186_usb2_lane_probe() 306 INIT_LIST_HEAD(&usb2->base.list); in tegra186_usb2_lane_probe() 307 usb2->base.soc = &pad->soc->lanes[index]; in tegra186_usb2_lane_probe() 308 usb2->base.index = index; in tegra186_usb2_lane_probe() 309 usb2->base.pad = pad; in tegra186_usb2_lane_probe() [all …]
|
/linux/drivers/phy/qualcomm/ |
H A D | phy-qcom-usb-hsic.c | 1 // SPDX-License-Identifier: GPL-2.0-only 10 #include <linux/pinctrl/pinctrl-state.h> 29 struct ulpi *ulpi = uphy->ulpi; in qcom_usb_hsic_phy_power_on() 33 ret = clk_prepare_enable(uphy->phy_clk); in qcom_usb_hsic_phy_power_on() 37 ret = clk_prepare_enable(uphy->cal_clk); in qcom_usb_hsic_phy_power_on() 41 ret = clk_prepare_enable(uphy->cal_sleep_clk); in qcom_usb_hsic_phy_power_on() 55 /* Configure pins for HSIC functionality */ in qcom_usb_hsic_phy_power_on() 56 pins_default = pinctrl_lookup_state(uphy->pctl, PINCTRL_STATE_DEFAULT); in qcom_usb_hsic_phy_power_on() 62 ret = pinctrl_select_state(uphy->pctl, pins_default); in qcom_usb_hsic_phy_power_on() 66 /* Enable HSIC mode in HSIC_CFG register */ in qcom_usb_hsic_phy_power_on() [all …]
|
/linux/Documentation/devicetree/bindings/pinctrl/ |
H A D | qcom,msm8974-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/qcom,msm8974-pinctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Bjorn Andersson <andersson@kernel.org> 11 - Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> 18 const: qcom,msm8974-pinctrl 26 gpio-reserved-ranges: 30 gpio-line-names: 34 "-state$": [all …]
|
H A D | qcom,apq8084-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/qcom,apq8084-pinctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Bjorn Andersson <bjorn.andersson@linaro.org> 16 - $ref: /schemas/pinctrl/qcom,tlmm-common.yaml# 20 const: qcom,apq8084-pinctrl 28 gpio-reserved-ranges: true 31 "-state$": 33 - $ref: "#/$defs/qcom-apq8084-tlmm-state" [all …]
|
H A D | qcom,msm8960-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/qcom,msm8960-pinctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Bjorn Andersson <andersson@kernel.org> 11 - Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> 18 const: qcom,msm8960-pinctrl 26 gpio-reserved-ranges: 30 gpio-line-names: 34 "-state$": [all …]
|
/linux/drivers/usb/misc/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0 13 Technologies USS-720 chip. These cables are plugged into your USB 19 printers may be connected to the USS-720 in this mode. The generic 30 Say Y here if you own an USS-720 USB->Parport cable and intend to 72 tristate "USB 7-Segment LED Display" 74 Say Y here if you have a USB 7-Segment Display by Delcom 107 driver supports the pre-programmed devices (incl. firmware) 108 by AK Modul-Bus Computer GmbH. 110 Please see: https://www.ak-modul-bus.de/stat/mikrocontroller.html 154 which reports VBUS attach/detach events and has USB-based [all …]
|
H A D | usb4604.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * Driver for SMSC USB4604 USB HSIC 4-port 2.0 hub controller driver 6 * Copyright (c) 2012-2013 Dongjin Kim (tobetter@gmail.com) 28 static void usb4604_reset(struct usb4604 *hub, int state) in usb4604_reset() argument 30 gpiod_set_value_cansleep(hub->gpio_reset, state); in usb4604_reset() 33 if (state) in usb4604_reset() 39 struct device *dev = hub->dev; in usb4604_connect() 52 hub->mode = USB4604_MODE_HUB; in usb4604_connect() 60 struct device *dev = hub->dev; in usb4604_switch_mode() 75 err = -EINVAL; in usb4604_switch_mode() [all …]
|
/linux/Documentation/devicetree/bindings/soc/tegra/ |
H A D | nvidia,tegra20-pmc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/soc/tegra/nvidia,tegra20-pmc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jonathan Hunter <jonathanh@nvidia.com> 16 - nvidia,tegra20-pmc 17 - nvidia,tegra30-pmc 18 - nvidia,tegra114-pmc 19 - nvidia,tegra124-pmc [all …]
|
/linux/drivers/gpu/drm/bridge/ |
H A D | sil-sii8620.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 9 * Copyright (C) 2013-2014 Silicon Image, Inc. 137 /* Interrupt State, default value: 0x00 */ 323 /* I2C Device Address re-assignment */ 338 /* HSIC RX Control3, default value: 0x07 */ 345 /* HSIC RX INT Registers */ 417 /* HSIC TX CRTL, default value: 0x00 */ 425 /* HSIC TX INT Low, default value: 0x00 */ 428 /* HSIC TX INT High, default value: 0x00 */ 431 /* HSIC Keeper, default value: 0x00 */ [all …]
|
H A D | sil-sii8620.c | 1 // SPDX-License-Identifier: GPL-2.0-only 32 #include <media/rc-core.h> 34 #include "sil-sii8620.h" 122 0x3d, /* TDM and HSIC */ 124 0x4d, /* eMSC, HDCP, HSIC */ 128 0x61, /* eCBUS-S, eCBUS-D */ 139 int ret = ctx->error; in sii8620_clear_error() 141 ctx->error = 0; in sii8620_clear_error() 147 struct device *dev = ctx->dev; in sii8620_read_buf() 153 .flags = client->flags, in sii8620_read_buf() [all …]
|
/linux/arch/arm/boot/dts/microchip/ |
H A D | at91-sama5d2_icp.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * at91-sama5d2_icp.dts - Device Tree file for SAMA5D2-ICP board 11 /dts-v1/; 13 #include "sama5d2-pinfunc.h" 14 #include <dt-bindings/gpio/gpio.h> 15 #include <dt-bindings/input/input.h> 16 #include <dt-bindings/mfd/atmel-flexcom.h> 19 model = "Microchip SAMA5D2-ICP"; 20 compatible = "microchip,sama5d2-icp", "atmel,sama5d27", "atmel,sama5d2", "atmel,sama5"; 32 stdout-path = "serial0:115200n8"; [all …]
|
/linux/Documentation/devicetree/bindings/arm/tegra/ |
H A D | nvidia,tegra186-pmc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/arm/tegra/nvidia,tegra186-pmc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jon Hunter <jonathanh@nvidia.com> 16 - nvidia,tegra186-pmc 17 - nvidia,tegra194-pmc 18 - nvidia,tegra234-pmc 24 reg-names: [all …]
|
/linux/arch/arm64/boot/dts/allwinner/ |
H A D | sun50i-a64-bananapi-m64.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 4 /dts-v1/; 6 #include "sun50i-a64.dtsi" 7 #include "sun50i-a64-cpu-opp.dtsi" 9 #include <dt-bindings/gpio/gpio.h> 12 model = "BananaPi-M64"; 13 compatible = "sinovoip,bananapi-m64", "allwinner,sun50i-a64"; 22 stdout-path = "serial0:115200n8"; 25 hdmi-connector { 26 compatible = "hdmi-connector"; [all …]
|
/linux/drivers/soc/tegra/ |
H A D | pmc.c | 1 // SPDX-License-Identifier: GPL-2.0-only 6 * Copyright (c) 2018-2024, NVIDIA CORPORATION. All rights reserved. 12 #define pr_fmt(fmt) "tegra-pmc: " fmt 14 #include <linux/arm-smccc.h> 16 #include <linux/clk-provider.h> 18 #include <linux/clk/clk-conf.h> 37 #include <linux/pinctrl/pinconf-generic.h> 56 #include <dt-bindings/interrupt-controller/arm-gic.h> 57 #include <dt-bindings/pinctrl/pinctrl-tegra-io-pad.h> 58 #include <dt-bindings/gpio/tegra186-gpio.h> [all …]
|
/linux/drivers/platform/x86/ |
H A D | pmc_atom.c | 1 // SPDX-License-Identifier: GPL-2.0-only 4 * Copyright (c) 2014-2015,2017,2022 Intel Corporation. 15 #include <linux/platform_data/x86/clk-pmc-atom.h> 17 #include <linux/platform_data/x86/simatic-ipc.h> 208 return readl(pmc->regmap + reg_offset); in pmc_reg_read() 213 writel(val, pmc->regmap + reg_offset); in pmc_reg_write() 220 if (!pmc->init) in pmc_atom_read() 221 return -ENODEV; in pmc_atom_read() 232 pr_info("Preparing to enter system sleep state S5\n"); in pmc_power_off() 248 * - LPC clock run in pmc_hw_reg_setup() [all …]
|
/linux/arch/arm/boot/dts/nxp/imx/ |
H A D | imx7s.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 6 #include <dt-bindings/clock/imx7d-clock.h> 7 #include <dt-bindings/power/imx7-power.h> 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/input.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/reset/imx7-reset.h> 12 #include "imx7d-pinfunc.h" 15 #address-cells = <1>; 16 #size-cells = <1>; [all …]
|