/linux/Documentation/devicetree/bindings/fpga/ |
H A D | xlnx,fpga-slave-serial.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/fpga/xlnx,fpga-slave-serial.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Xilinx Slave Serial SPI FPGA 10 - Nava kishore Manne <nava.kishore.manne@amd.com> 13 Xilinx Spartan-6 and 7 Series FPGAs support a method of loading the bitstream 14 over what is referred to as slave serial interface.The slave serial link is 21 https://www.xilinx.com/support/documentation/application_notes/xapp583-fpga-configuration.pdf 24 - $ref: /schemas/spi/spi-peripheral-props.yaml# [all …]
|
H A D | lattice,sysconfig.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/fpga/lattice,sysconfig.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Lattice Slave SPI sysCONFIG FPGA manager 10 - Vladimir Georgiev <v.georgiev@metrotek.ru> 13 Lattice sysCONFIG port, which is used for FPGA configuration, among others, 14 have Slave Serial Peripheral Interface. Only full reconfiguration is 18 format into FPGA's SRAM configuration memory. 23 - lattice,sysconfig-ecp5 [all …]
|
/linux/arch/sh/include/mach-common/mach/ |
H A D | highlander.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 10 #define PA_BCR 0xa4000000 /* FPGA */ 11 #define PA_SDPOW (-1) 38 #define PA_SCSMR0 (PA_BCR+0x0400) /* SCIF0 Serial mode control */ 40 #define PA_SCSCR0 (PA_BCR+0x0408) /* SCIF0 Serial control */ 42 #define PA_SCFSR0 (PA_BCR+0x0410) /* SCIF0 Serial status control */ 47 #define PA_SCSPTR0 (PA_BCR+0x0424) /* SCIF0 Serial Port control */ 49 #define PA_SCRER0 (PA_BCR+0x042c) /* SCIF0 Serial Error control */ 50 #define PA_SCSMR1 (PA_BCR+0x0500) /* SCIF1 Serial mode control */ 52 #define PA_SCSCR1 (PA_BCR+0x0508) /* SCIF1 Serial control */ [all …]
|
/linux/drivers/spi/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 9 The "Serial Peripheral Interface" is a low level synchronous 13 dynamic device discovery; some are even write-only or read-only. 17 chips, analog to digital (and d-to-a) converters, and more. 36 # MASTER side ... talking to discrete SPI slave chips including microcontrollers 44 If your system has an master-capable SPI controller (which 46 controller and the protocol drivers for the SPI slave chips 56 by providing a high-level interface to send memory-like commands. 66 This enables support for SPI-NAND mode on the Airoha NAND 68 is implemented as a SPI-MEM controller. [all …]
|
/linux/drivers/fpga/ |
H A D | machxo2-spi.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * Lattice MachXO2 Slave SPI Driver 5 * Manage Lattice FPGA firmware that is loaded over SPI using 6 * the slave serial configuration interface. 12 #include <linux/fpga/fpga-mgr.h> 18 /* MachXO2 Programming Guide - sysCONFIG Programming Commands */ 29 * Max CCLK in Slave SPI mode according to 'MachXO2 Family Data 30 * Sheet' sysCONFIG Port Timing Specifications (3-36) 112 pr_debug("machxo2 status: 0x%08lX - done=%d, cfgena=%d, busy=%d, fail=%d, devver=%d, err=%s\n", in dump_status_reg() 129 return -EBUSY; in wait_until_not_busy() [all …]
|
/linux/Documentation/userspace-api/media/ |
H A D | glossary.rst | 1 .. SPDX-License-Identifier: GPL-2.0 OR GFDL-1.1-no-invariants-or-later 31 consists of one or more related samples while on serial buses the data 57 FPGA 58 **Field-programmable Gate Array** 63 See https://en.wikipedia.org/wiki/Field-programmable_gate_array. 68 :term:`SoC` or :term:`FPGA`. 72 together make a larger user-facing functional peripheral. For 80 **Inter-Integrated Circuit** 82 A multi-master, multi-slave, packet switched, single-ended, 83 serial computer bus used to control some hardware components [all …]
|
/linux/arch/sh/include/mach-sdk7786/mach/ |
H A D | fpga.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 71 #define SCBR_I2CMEN BIT(0) /* FPGA I2C master enable */ 77 #define PWRCR_SCIEN BIT(2) /* Serial port enable */ 131 /* arch/sh/boards/mach-sdk7786/fpga.c */ 135 /* arch/sh/boards/mach-sdk7786/nmi.c */ 142 * when the FPGA is in I2C slave mode.
|
/linux/drivers/i2c/busses/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 16 for Cypress CCGx Type-C controller. Individual bus drivers 25 controller is part of the 7101 device, which is an ACPI-compliant 29 will be called i2c-ali1535. 37 controller is part of the 7101 device, which is an ACPI-compliant 41 will be called i2c-ali1563. 51 will be called i2c-ali15x3. 63 will be called i2c-amd756. 70 S4882 motherboard. On this 4-CPU board, the SMBus is multiplexed 76 will be called i2c-amd756-s4882. [all …]
|
/linux/drivers/bus/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0 37 Driver for the Broadcom Set Top Box System-on-a-chip internal bus 42 bool "Baikal-T1 APB-bus driver" 46 Baikal-T1 AXI-APB bridge is used to access the SoC subsystem CSRs. 48 Interconnect. In case of any APB protocol collisions, slave device 53 errors counter. The counter and the APB-bus operations timeout can be 57 bool "Baikal-T1 AXI-bus driver" 61 AXI3-bus is the main communication bus connecting all high-speed 62 peripheral IP-cores with RAM controller and with MIPS P5600 cores on 63 Baikal-T1 SoC. Traffic arbitration is done by means of DW AMBA 3 AXI [all …]
|
/linux/drivers/media/pci/mgb4/ |
H A D | mgb4_core.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright (C) 2021-2023 Digiteq Automotive 8 * This is the main driver module. The DMA, I2C and SPI sub-drivers are 13 * what we see on the I2C bus and check if it matches the FPGA bitstream (there 16 * the FPGA firmware using the SPI FLASH device. No v4l2 video devices are 25 #include <linux/clk-provider.h> 88 return -EOPNOTSUPP; in temp_read() 90 raw = mgb4_read_reg(&mgbdev->video, 0xD0); in temp_read() 91 /* register value -> Celsius degrees formula given by Xilinx */ in temp_read() 92 val10 = ((((raw >> 20) & 0xFFF) * 503975) - 1118822400) / 409600; in temp_read() [all …]
|
/linux/drivers/tty/serial/8250/ |
H A D | 8250_exar.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * Probe module for 8250/16550-type Exar chips PCI serial ports. 5 * Based on drivers/tty/serial/8250/8250_pci.c, 111 #define UART_EXAR_TXTRG 0x0a /* Tx FIFO trigger level write-only */ 112 #define UART_EXAR_RXTRG 0x0b /* Rx FIFO trigger level write-only */ 130 #define UART_EXAR_DLD_485_POLARITY 0x80 /* RS-485 Enable Signal Polarity */ 149 * ---- ---- -------- 153 * 3 - <reserved> 157 * 7 - <reserved> 160 * 10 - Red LED [all …]
|
/linux/drivers/net/can/sja1000/ |
H A D | peak_pci.c | 1 // SPDX-License-Identifier: GPL-2.0-only 4 * Copyright (C) 2012 Stephane Grosjean <s.grosjean@peak-system.com> 8 * Copyright (C) 2001-2006 PEAK System-Technik GmbH 19 #include <linux/i2c-algo-bit.h> 25 MODULE_AUTHOR("Stephane Grosjean <s.grosjean@peak-system.com>"); 26 MODULE_DESCRIPTION("Socket-CAN driver for PEAK PCAN PCI family cards"); 31 /* FPGA cards FW version registers */ 62 #define PEAK_PC_104P_DEVICE_ID 0x0006 /* PCAN-PC/104+ cards */ 63 #define PEAK_PCI_104E_DEVICE_ID 0x0007 /* PCAN-PCI/104 Express cards */ 65 #define PEAK_PCIE_OEM_ID 0x0009 /* PCAN-PCI Express OEM */ [all …]
|
/linux/include/sound/ |
H A D | emu10k1.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 16 #include <sound/pcm-indirect.h> 25 /* ------------------- DEFINES -------------------- */ 33 /* FIXME? - according to the OSS driver the EMU10K1 needs a 29 bit DMA mask */ 41 // This is used to define hardware bit-fields (sub-registers) by combining 44 // The non-concatenating (_NC) variant should be used directly only for 45 // sub-registers that do not follow the <register>_<field> naming pattern. 55 // Macros for manipulating values of bit-fields declared using the above macros. 59 // single sub-register at a time. 62 #define REG_MASK0(r) ((1U << REG_SIZE(r)) - 1U) [all …]
|
/linux/Documentation/admin-guide/ |
H A D | devices.txt | 1 0 Unnamed devices (e.g. non-device mounts) 7 2 = /dev/kmem OBSOLETE - replaced by /proc/kcore 11 6 = /dev/core OBSOLETE - replaced by /proc/kcore 18 12 = /dev/oldmem OBSOLETE - replaced by /proc/vmcore 31 2 char Pseudo-TTY masters 37 Pseudo-tty's are named as follows: 40 the 1st through 16th series of 16 pseudo-ttys each, and 44 These are the old-style (BSD) PTY devices; Unix98 106 3 char Pseudo-TTY slaves 107 0 = /dev/ttyp0 First PTY slave [all …]
|
/linux/arch/arm/boot/dts/ti/omap/ |
H A D | am335x-sl50.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2015 Toby Churchill - https://www.toby-churchill.com/ 6 /dts-v1/; 9 #include <dt-bindings/pwm/pwm.h> 10 #include <dt-bindings/interrupt-controller/irq.h> 14 compatible = "tcl,am335x-sl50", "ti,am33xx"; 18 cpu0-supply = <&dcdc2_reg>; 28 stdout-path = &uart0; 32 compatible = "gpio-leds"; 33 pinctrl-names = "default"; [all …]
|
/linux/drivers/net/ethernet/sfc/siena/ |
H A D | mcdi_pcol.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 4 * Copyright 2009-2018 Solarflare Communications Inc. 5 * Copyright 2019-2020 Xilinx Inc. 13 /* Power-on reset state */ 35 /* The 'doorbell' addresses are hard-wired to alert the MC when written */ 38 /* The rest of these are firmware-defined */ 46 /* Values to be written to the per-port status dword in shared 71 * | | \--- Response 72 * | \------- Error 73 * \------------------------------ Resync (always set) [all …]
|
/linux/sound/pci/rme9652/ |
H A D | hdspm.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 9 * Modified 2006-06-01 for AES32 support by Remy Bruno 12 * Modified 2009-04-13 for proper metering by Florian Faber 15 * Modified 2009-04-14 for native float support by Florian Faber 18 * Modified 2009-04-26 fixed bug in rms metering by Florian Faber 21 * Modified 2009-04-30 added hw serial number support by Florian Faber 23 * Modified 2011-01-14 added S/PDIF input on RayDATs by Adrian Knoth 25 * Modified 2011-01-25 variable period sizes on RayDAT/AIO by Adrian Knoth 27 * Modified 2019-05-23 fix AIO single speed ADAT capture and playback 35 * --------- HDSPM_controlRegister --------- [all …]
|
/linux/drivers/net/ethernet/sfc/ |
H A D | mcdi_pcol.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 4 * Copyright 2009-2018 Solarflare Communications Inc. 5 * Copyright 2019-2020 Xilinx Inc. 13 /* Power-on reset state */ 35 /* The 'doorbell' addresses are hard-wired to alert the MC when written */ 38 /* The rest of these are firmware-defined */ 46 /* Values to be written to the per-port status dword in shared 71 * | | \--- Response 72 * | \------- Error 73 * \------------------------------ Resync (always set) [all …]
|
/linux/ |
H A D | MAINTAINERS | 5 --------------------------------------------------- 21 W: *Web-page* with status/info 23 B: URI for where to file *bugs*. A web-page with detailed bug 28 patches to the given subsystem. This is either an in-tree file, 29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst 46 N: [^a-z]tegra all files whose path contains tegra 64 ---------------- 83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS) 85 L: linux-scsi@vger.kernel.org 88 F: drivers/scsi/3w-* [all …]
|
/linux/drivers/ptp/ |
H A D | ptp_ocp.c | 1 // SPDX-License-Identifier: GPL-2.0-only 13 #include <linux/clk-provider.h> 15 #include <linux/platform_data/i2c-xiic.h> 16 #include <linux/platform_data/i2c-ocores.h> 24 #include <linux/nvmem-consumer.h> 374 u8 serial[OCP_SERIAL_LEN]; member 437 (void *)((uintptr_t)(bp) + (map)->bp_offset); \ 442 { EEPROM_ENTRY(0x00, serial), .tag = "mac" }, 448 { EEPROM_ENTRY(0x200 + 0x63, serial) }, 453 uintptr_t addr = (uintptr_t)(bp) + (res)->bp_offset; \ [all …]
|