Home
last modified time | relevance | path

Searched +full:fine +full:- +full:tuning (Results 1 – 25 of 50) sorted by relevance

12

/linux/Documentation/devicetree/bindings/phy/
H A Drealtek,usb3phy.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Stanley Chang <stanley_chang@realtek.com>
23 XHCI controller#0 -- usb2phy -- phy#0
24 |- usb3phy -- phy#0
25 XHCI controller#1 -- usb2phy -- phy#0
26 XHCI controller#2 -- usb2phy -- phy#0
27 |- usb3phy -- phy#0
32 XHCI controller#0 -- usb2phy -- phy#0
[all …]
H A Dapm,xgene-phy.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/phy/apm,xgene-phy.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: APM X-Gene 15Gbps Multi-purpose PHY
10 - Khuong Dinh <khuong@os.amperecomputing.com>
13 PHY nodes are defined to describe on-chip 15Gbps Multi-purpose PHY. Each
19 - const: apm,xgene-phy
24 '#phy-cells':
32 apm,tx-eye-tuning:
[all …]
/linux/drivers/gpu/drm/amd/pm/swsmu/inc/
H A Dsmu_v14_0_2_pptable.h43 // SMU_14_0_2_PP_THERMALCONTROLLER - Thermal Controller Type
71 …IMING_TUNE = 1 << SMU_14_0_2_ODCAP_MEMORY_TIMING_TUNE, // Auto AC Timing Tuning
72 … = 1 << SMU_14_0_2_ODCAP_MANUAL_AC_TIMING, // Manual fine grain AC Timing tuning
73 …MIZER = 1 << SMU_14_0_2_ODCAP_AUTO_VF_CURVE_OPTIMIZER, // Fine grain auto VF curve tuning
169 … // PPTable_t in driver_if.h -- as requested by PMFW, this offset should start a…
/linux/include/sound/
H A Dseq_midi_emul.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
39 short gm_rpn_fine_tuning; /* Master fine tuning */
40 short gm_rpn_coarse_tuning; /* Master coarse tuning */
62 unsigned char gs_master_volume; /* SYSEX master volume: 0-127 */
84 /* 0-127 controller values */
91 * The usage is eg: chan->gm_bank_select. Another implementation would
131 * of coarse and fine pairs. Of course the fine controls are seldom used
134 #define SNDRV_GM_BANK_SELECT(cp) (((cp)->control[0]<<7)|((cp)->control[32]))
135 #define SNDRV_GM_MODULATION_WHEEL(cp) (((cp)->control[1]<<7)|((cp)->control[33]))
136 #define SNDRV_GM_BREATH(cp) (((cp)->control[2]<<7)|((cp)->control[34]))
[all …]
/linux/drivers/phy/rockchip/
H A Dphy-rockchip-naneng-combphy.c1 // SPDX-License-Identifier: GPL-2.0
8 #include <dt-bindings/phy/phy.h>
214 temp = readl(priv->mmio + reg); in rockchip_combphy_updatel()
216 writel(temp, priv->mmio + reg); in rockchip_combphy_updatel()
224 tmp = en ? reg->enable : reg->disable; in rockchip_combphy_param_write()
225 mask = GENMASK(reg->bitend, reg->bitstart); in rockchip_combphy_param_write()
226 val = (tmp << reg->bitstart) | (mask << BIT_WRITEABLE_SHIFT); in rockchip_combphy_param_write()
228 return regmap_write(base, reg->offset, val); in rockchip_combphy_param_write()
233 const struct rockchip_combphy_grfcfg *cfg = priv->cfg->grfcfg; in rockchip_combphy_is_ready()
236 mask = GENMASK(cfg->pipe_phy_status.bitend, in rockchip_combphy_is_ready()
[all …]
/linux/Documentation/devicetree/bindings/net/ieee802154/
H A Datmel,at86rf233.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Frank Li <Frank.Li@nxp.com>
15 - atmel,at86rf212
16 - atmel,at86rf230
17 - atmel,at86rf231
18 - atmel,at86rf233
26 reset-gpio:
29 sleep-gpio:
[all …]
/linux/include/linux/mfd/
H A Dtc3589x.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright (C) ST-Ericsson SA 2010
141 * These values may be modified for fine tuning
150 * struct tc3589x_platform_data - TC3589x platform data
/linux/Documentation/fb/
H A Dtridentfb.rst27 2. The ramdac speeds require some more fine tuning. It is possible to
40 video=tridentfb:800x600-16@75,noaccel
70 mode a mode name like 800x600-8@75 as described in
/linux/drivers/mmc/host/
H A Ddw_mmc-rockchip.c1 // SPDX-License-Identifier: GPL-2.0-or-later
12 #include <linux/mmc/slot-gpio.h>
17 #include "dw_mmc-pltfm.h"
42 * Each fine delay is between 44ps-77ps. Assume each fine delay is 60ps to
47 unsigned long rate = clk_get_rate(host->ciu_clk) / RK3288_CLKGEN_DIV; in rockchip_mmc_get_internal_phase()
79 struct dw_mci_rockchip_priv_data *priv = host->priv; in rockchip_mmc_get_phase()
80 struct clk *clock = sample ? priv->sample_clk : priv->drv_clk; in rockchip_mmc_get_phase()
82 if (priv->internal_phase) in rockchip_mmc_get_phase()
90 unsigned long rate = clk_get_rate(host->ciu_clk) / RK3288_CLKGEN_DIV; in rockchip_mmc_set_internal_phase()
106 * for people to debug unstable mmc tuning results. in rockchip_mmc_set_internal_phase()
[all …]
/linux/drivers/video/backlight/
H A Dtdo24m.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * tdo24m - SPI-based drivers for Toppoly TDO24M series LCD panels
44 #define CMD_NULL (-1)
148 CMD1(0x3a, 0x60), /* Display mode 18-bit RGB */
166 CMD2(0xc7, 0x33, 0x43), /* Gamma 1 fine tuning (1) */
167 CMD1(0xc8, 0x44), /* Gamma 1 fine tuning (2) */
176 struct spi_transfer *x = &lcd->xfer; in tdo24m_writes()
182 if (!lcd->color_invert && *p == CMD0(0x21)) in tdo24m_writes()
187 data = *p << (7 - nparams); in tdo24m_writes()
190 lcd->buf[0] = (data >> 8) & 0xff; in tdo24m_writes()
[all …]
/linux/Documentation/devicetree/bindings/input/touchscreen/
H A Dazoteq,iqs7211.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jeff LaBundy <jeff@labundy.com>
13 The Azoteq IQS7210A, IQS7211A and IQS7211E trackpad and touchscreen control-
14 lers employ projected-capacitance sensing and can track two contacts.
21 - azoteq,iqs7210a
22 - azoteq,iqs7211a
23 - azoteq,iqs7211e
28 irq-gpios:
[all …]
/linux/Documentation/process/
H A Dstable-api-nonsense.rst8 Greg Kroah-Hartman <greg@kroah.com>
21 kernel that still work just fine on the latest 2.6 kernel release.
27 -----------------
38 -----
41 to worry about the in-kernel interfaces changing. For the majority of
59 -----------------------
64 - Depending on the version of the C compiler you use, different kernel
71 - Depending on what kernel build options you select, a wide range of
74 - different structures can contain different fields
75 - Some functions may not be implemented at all, (i.e. some locks
[all …]
/linux/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/
H A Dsmu14_driver_if_v14_0.h517 uint8_t SnapToDiscrete; // 0 - Fine grained DPM, 1 - Discrete DPM
518 …uint8_t NumDiscreteLevels; // Set to 2 (Fmin, Fmax) when using fine grained DPM, otherwis…
520 LinearInt_t ConversionToAvfsClk; // Transfer function to AVFS Clock (GHz->GHz)
1106 …uint16_t Vmin_Hot_T0[PMFW_VOLT_PLANE_COUNT]; //In mV(Q2) Initial (pre-aging) Vse…
1107 …uint16_t Vmin_Cold_T0[PMFW_VOLT_PLANE_COUNT]; //In mV(Q2) Initial (pre-aging) Vse…
1108 …uint16_t Vmin_Hot_Eol[PMFW_VOLT_PLANE_COUNT]; //In mV(Q2) End-of-life Vset to be …
1109 …uint16_t Vmin_Cold_Eol[PMFW_VOLT_PLANE_COUNT]; //In mV(Q2) End-of-life Vset to be …
1110 uint16_t Vmin_Aging_Offset[PMFW_VOLT_PLANE_COUNT]; //In mV(Q2) Worst-case aging margin
1116 …//Linear offset or GB term to account for mis-correlation between PSM and Vmin shift trends across…
1179 …uint16_t DfllMstrOscConfigA; //Used for voltage sensitivity slope tuning: 0 = (en_leaker << 9…
[all …]
H A Dsmu13_driver_if_v13_0_0.h503 uint8_t SnapToDiscrete; // 0 - Fine grained DPM, 1 - Discrete DPM
504 …uint8_t NumDiscreteLevels; // Set to 2 (Fmin, Fmax) when using fine grained DPM, otherwis…
506 LinearInt_t ConversionToAvfsClk; // Transfer function to AVFS Clock (GHz->GHz)
1007 …uint16_t Vmin_Hot_T0[PMFW_VOLT_PLANE_COUNT]; //In mV(Q2) Initial (pre-aging) Vse…
1008 …uint16_t Vmin_Cold_T0[PMFW_VOLT_PLANE_COUNT]; //In mV(Q2) Initial (pre-aging) Vse…
1009 …uint16_t Vmin_Hot_Eol[PMFW_VOLT_PLANE_COUNT]; //In mV(Q2) End-of-life Vset to be …
1010 …uint16_t Vmin_Cold_Eol[PMFW_VOLT_PLANE_COUNT]; //In mV(Q2) End-of-life Vset to be …
1011 uint16_t Vmin_Aging_Offset[PMFW_VOLT_PLANE_COUNT]; //In mV(Q2) Worst-case aging margin
1017 …//Linear offset or GB term to account for mis-correlation between PSM and Vmin shift trends across…
1111 uint32_t DcsFoptM; //Tuning paramters to shift Fopt calculation
[all …]
/linux/arch/x86/include/asm/
H A Dx86_init.h1 /* SPDX-License-Identifier: GPL-2.0 */
14 * struct x86_init_mpparse - platform specific mpparse ops
28 * struct x86_init_resources - platform specific resource related ops
43 * struct x86_init_irqs - platform specific interrupt setup
60 * struct x86_init_oem - oem platform specific customizing functions
70 * struct x86_init_paging - platform specific paging functions
81 * struct x86_init_timers - platform specific timer setup
94 * struct x86_init_iommu - platform specific iommu setup
102 * struct x86_init_pci - platform specific pci init functions
116 * struct x86_hyper_init - x86 hypervisor init functions
[all …]
/linux/net/netfilter/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
71 and is also scheduled to replace the old syslog-based ipt_LOG
107 If both are enabled the backend to use can be configured at run-time
108 by means of per-address-family sysctl tunables.
182 This allows you to store the flow start-time and to obtain
183 the flow-stop time (once it has been destroyed) via Connection
191 This option enables support for assigning user-defined flag bits
213 bool 'UDP-Lite protocol connection tracking support'
218 tracking code will be able to do state tracking on UDP-Lite
232 connection tracking and natting code to allow the sub-channels that
[all …]
/linux/drivers/clk/st/
H A Dclkgen-fsyn.c1 // SPDX-License-Identifier: GPL-2.0-only
15 #include <linux/clk-provider.h>
129 { .name = "clk-s-c0-fs0-ch0", },
130 { .name = "clk-s-c0-fs0-ch1", },
131 { .name = "clk-s-c0-fs0-ch2", },
132 { .name = "clk-s-c0-fs0-ch3", },
186 { .name = "clk-s-d0-fs0-ch0", },
187 { .name = "clk-s-d0-fs0-ch1", },
188 { .name = "clk-s-d0-fs0-ch2", },
189 { .name = "clk-s-d0-fs0-ch3", },
[all …]
/linux/sound/core/seq/
H A Dseq_midi_emul.c1 // SPDX-License-Identifier: GPL-2.0-or-later
62 * Generic MIDI - no interpretation at all, it will just save current values
64 * GM - You can use all gm_ prefixed elements of chan. Controls, RPN, NRPN,
66 * GS - You can use all gs_ prefixed elements of chan. Codes for GS will be
68 * XG - You can use all xg_ prefixed elements of chan. Codes for XG will
84 if (chanset->channels == NULL) in snd_midi_process_event()
88 dest_channel = ev->data.note.channel; in snd_midi_process_event()
89 if (dest_channel >= chanset->max_channels) { in snd_midi_process_event()
91 dest_channel, chanset->max_channels); in snd_midi_process_event()
96 chan = chanset->channels + dest_channel; in snd_midi_process_event()
[all …]
/linux/Documentation/gpu/rfc/
H A Dcolor_pipeline.rst1 .. SPDX-License-Identifier: GPL-2.0
10 We would like to support pre-, and post-blending complex color
12 HW-supported HDR use-cases, as well as to provide support to
13 color-managed applications, such as video or image editors.
22 implemented in fixed-function HW and therefore much more power efficient than
27 fixed-function blocks and shaders/CPU must be seamless with no visible
34 The most widely supported use-cases regard HDR content, whether video or
39 Drivers will then program their fixed-function HW accordingly to map from a
42 When fixed-function HW is not available the compositor will assemble a shader to
48 closed-source compositor code such a vendor will tune their color management
[all …]
/linux/drivers/media/dvb-core/
H A Ddvb_frontend.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * dvb_frontend.c: DVB frontend tuning interface/thread
5 * Copyright (C) 1999-2001 Ralph Metzler
10 * Copyright (C) 2004 Andrew de Quincey (tuning thread cleanup)
57 MODULE_PARM_DESC(dvb_mfe_wait_time, "Wait up to <mfe_wait_time> seconds on open() for multi-fronten…
77 * FESTATE_IDLE. No tuning parameters have been supplied and the loop is idling.
79 * FESTATE_TUNING_FAST. Tuning parameters have been supplied and fast zigzag scan is in progress.
80 …* FESTATE_TUNING_SLOW. Tuning parameters have been supplied. Fast zigzag failed, so we're trying a…
136 struct dvb_frontend_private *fepriv = fe->frontend_priv; in __dvb_frontend_free()
139 dvb_device_put(fepriv->dvbdev); in __dvb_frontend_free()
[all …]
/linux/arch/arc/mm/
H A Dtlbex.S1 /* SPDX-License-Identifier: GPL-2.0-only */
5 * Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
8 * -MMU v1: moved out legacy code into a separate file
9 * -MMU v3: PD{0,1} bits layout changed: They don't overlap anymore,
13 * -For MMU V2, we need not do heuristics at the time of committing a D-TLB
14 * entry, so that it doesn't knock out its I-TLB entry
15 * -Some more fine tuning:
19 * -Practically rewrote the I/D TLB Miss handlers
26 * -Passing ECR (Exception Cause REG) to do_page_fault( ) for printing
30 * -Added Debug Code to check if sw-ASID == hw-ASID
[all …]
/linux/Documentation/networking/device_drivers/ethernet/aquantia/
H A Datlantic.rst1 .. SPDX-License-Identifier: GPL-2.0
8 For the aQuantia Multi-Gigabit PCI Express Family of Ethernet Adapters
12 - Identifying Your Adapter
13 - Configuration
14 - Supported ethtool options
15 - Command Line Parameters
16 - Config file parameters
17 - Support
18 - License
23 The driver in this release is compatible with AQC-100, AQC-107, AQC-108
[all …]
/linux/Documentation/networking/devlink/
H A Dice.rst1 .. SPDX-License-Identifier: GPL-2.0
13 .. list-table:: Generic parameters implemented
16 * - Name
17 - Mode
18 - Notes
19 * - ``enable_roce``
20 - runtime
21 - mutually exclusive with ``enable_iwarp``
22 * - ``enable_iwarp``
23 - runtime
[all …]
/linux/fs/gfs2/
H A Dincore.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright (C) Sistina Software, Inc. 1997-2003 All rights reserved.
4 * Copyright (C) 2004-2008 Red Hat, Inc. All rights reserved.
73 * - When a block is freed, we remember the previous state of the block in the
76 * - When looking for a block to allocate, we check for a free block in the
79 * - For allocating a block, we mark it as allocated in the real bitmap, and if
82 * - A
[all...]
/linux/net/sched/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
25 To administer these schedulers, you'll need the user-level utilities
54 in-depth articles.
74 Say Y here if you want to use an n-band priority queue packet
81 tristate "Hardware Multiqueue-aware Multi Band Queuing (MULTIQ)"
83 Say Y here if you want to use an n-band queue packet scheduler
199 re-ordering. This is often useful to simulate networks when
219 tristate "Multi-queue priority scheduler (MQPRIO)"
222 Say Y here if you want to use the Multi-queue Priority scheduler.
235 scheduler. This schedules packets according to skb->priority,
[all …]

12