/linux/Documentation/devicetree/bindings/clock/ |
H A D | qcom,sc7280-lpasscorecc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/clock/qcom,sc7280-lpasscorecc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Taniya Das <quic_tdas@quicinc.com> 17 include/dt-bindings/clock/qcom,lpasscorecc-sc7280.h 18 include/dt-bindings/clock/qcom,lpassaudiocc-sc7280.h 23 clock-names: true 29 - qcom,sc7280-lpassaoncc 30 - qcom,sc7280-lpassaudiocc [all …]
|
H A D | qcom,gpucc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Taniya Das <quic_tdas@quicinc.com> 17 include/dt-bindings/clock/qcom,gpucc-sdm845.h 18 include/dt-bindings/clock/qcom,gpucc-sa8775p.h 19 include/dt-bindings/clock/qcom,gpucc-sc7180.h 20 include/dt-bindings/clock/qcom,gpucc-sc7280.h 21 include/dt-bindings/clock/qcom,gpucc-sc8280xp.h 22 include/dt-bindings/clock/qcom,gpucc-sm6350.h [all …]
|
H A D | qcom,sm8450-gpucc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/clock/qcom,sm8450-gpucc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Konrad Dybcio <konradybcio@kernel.org> 17 include/dt-bindings/clock/qcom,sar2130p-gpucc.h 18 include/dt-bindings/clock/qcom,sm4450-gpucc.h 19 include/dt-bindings/clock/qcom,sm8450-gpucc.h 20 include/dt-bindings/clock/qcom,sm8550-gpucc.h 21 include/dt-bindings/reset/qcom,sm8450-gpucc.h [all …]
|
H A D | maxim,max77686.txt | 3 This is a part of device tree bindings of MAX77686/MAX77802/MAX77620 4 multi-function device. More information can be found in MFD DT binding 6 bindings/mfd/max77686.txt for MAX77686 and 7 bindings/mfd/max77802.txt for MAX77802 and 8 bindings/mfd/max77620.txt for MAX77620. 12 dt-bindings/clock/maxim,max77686.h. 17 dt-bindings/clock/maxim,max77802.h. 21 dt-bindings/clock/maxim,max77620.h. 27 - #clock-cells: from common clock binding; shall be set to 1. 30 - clock-output-names: From common clock binding. [all …]
|
H A D | qcom,sm8450-camcc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/clock/qcom,sm8450-camcc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org> 11 - Jagadeesh Kona <quic_jkona@quicinc.com> 18 include/dt-bindings/clock/qcom,sc8280xp-camcc.h 19 include/dt-bindings/clock/qcom,sm8450-camcc.h 20 include/dt-bindings/clock/qcom,sm8550-camcc.h 21 include/dt-bindings/clock/qcom,sm8650-camcc.h [all …]
|
H A D | qcom,sc7180-lpasscorecc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/clock/qcom,sc7180-lpasscorecc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Taniya Das <quic_tdas@quicinc.com> 16 See also:: include/dt-bindings/clock/qcom,lpasscorecc-sc7180.h 21 - qcom,sc7180-lpasshm 22 - qcom,sc7180-lpasscorecc 26 - description: gcc_lpass_sway clock from GCC 27 - description: Board XO source [all …]
|
H A D | qcom,videocc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Taniya Das <quic_tdas@quicinc.com> 17 include/dt-bindings/clock/qcom,videocc-sc7180.h 18 include/dt-bindings/clock/qcom,videocc-sc7280.h 19 include/dt-bindings/clock/qcom,videocc-sdm845.h 20 include/dt-bindings/clock/qcom,videocc-sm8150.h 21 include/dt-bindings/clock/qcom,videocc-sm8250.h 26 - qcom,sc7180-videocc [all …]
|
H A D | qcom,sm8550-dispcc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/clock/qcom,sm8550-dispcc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Bjorn Andersson <andersson@kernel.org> 11 - Neil Armstrong <neil.armstrong@linaro.org> 18 - include/dt-bindings/clock/qcom,sm8550-dispcc.h 19 - include/dt-bindings/clock/qcom,sm8650-dispcc.h 20 - include/dt-bindings/clock/qcom,x1e80100-dispcc.h 25 - qcom,sar2130p-dispcc [all …]
|
/linux/Documentation/devicetree/bindings/power/ |
H A D | rockchip,power-controller.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/power/rockchip,power-controller.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Elaine Zhang <zhangqing@rock-chips.com> 11 - Heiko Stuebner <heiko@sntech.de> 18 Power domains contained within power-controller node are 20 Documentation/devicetree/bindings/power/power-domain.yaml. 23 "power-domains" property that is a phandle for the 28 const: power-controller [all …]
|
/linux/Documentation/devicetree/bindings/ |
H A D | submitting-patches.rst | 1 .. SPDX-License-Identifier: GPL-2.0 4 Submitting Devicetree (DT) binding patches 11 Documentation/process/submitting-patches.rst applies. 13 1) The Documentation/ and include/dt-bindings/ portion of the patch should 16 "dt-bindings: <binding dir>: ..." 21 "<binding dir>: dt-bindings: ..." 24 use "Documentation" or "doc" because that is implied. All bindings are 27 2) DT binding files are written in DT schema format using json-schema 28 vocabulary and YAML file format. The DT binding files must pass validation 33 See Documentation/devicetree/bindings/writing-schema.rst for more details [all …]
|
/linux/Documentation/devicetree/bindings/serial/ |
H A D | atmel,at91-usart.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/serial/atmel,at91-usart.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Richard Genoud <richard.genoud@bootlin.com> 16 - enum: 17 - atmel,at91rm9200-usart 18 - atmel,at91sam9260-usart 19 - items: 20 - const: atmel,at91rm9200-dbgu [all …]
|
/linux/Documentation/devicetree/bindings/display/mediatek/ |
H A D | mediatek,wdma.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chun-Kuang Hu <chunkuang.hu@kernel.org> 11 - Philipp Zabel <p.zabel@pengutronix.de> 18 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 24 - enum: 25 - mediatek,mt8173-disp-wdma 26 - items: 27 - const: mediatek,mt6795-disp-wdma [all …]
|
H A D | mediatek,padding.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chun-Kuang Hu <chunkuang.hu@kernel.org> 11 - Philipp Zabel <p.zabel@pengutronix.de> 16 width of a layer to be 2-pixel-align, or 4-pixel-align when ETHDR is enabled, 24 - mediatek,mt8188-disp-padding 25 - mediatek,mt8195-mdp3-padding 30 power-domains: 35 - description: Padding's clocks [all …]
|
/linux/Documentation/devicetree/bindings/i2c/ |
H A D | st,stm32-i2c.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/i2c/st,stm32-i2c.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Pierre-Yves MORDRET <pierre-yves.mordret@foss.st.com> 13 - $ref: /schemas/i2c/i2c-controller.yaml# 14 - if: 19 - st,stm32f7-i2c 20 - st,stm32mp13-i2c 21 - st,stm32mp15-i2c [all …]
|
/linux/Documentation/devicetree/bindings/media/ |
H A D | nxp,imx8mq-vpu.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/media/nxp,imx8mq-vpu.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Philipp Zabel <p.zabel@pengutronix.de> 19 - const: nxp,imx8mq-vpu 21 - const: nxp,imx8mq-vpu-g1 22 - const: nxp,imx8mq-vpu-g2 23 - const: nxp,imx8mm-vpu-g1 34 power-domains: [all …]
|
H A D | mediatek,mdp3-wrot.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/media/mediatek,mdp3-wrot.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Matthias Brugger <matthias.bgg@gmail.com> 11 - Moudy Ho <moudy.ho@mediatek.com> 19 - enum: 20 - mediatek,mt8183-mdp3-wrot 21 - items: 22 - enum: [all …]
|
/linux/Documentation/devicetree/bindings/pci/ |
H A D | nvidia,tegra194-pcie-ep.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pci/nvidia,tegra194-pcie-ep.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jon Hunter <jonathanh@nvidia.com> 12 - Vidya Sagar <vidyas@nvidia.com> 16 inherits all the common properties defined in snps,dw-pcie-ep.yaml. Some 23 Note: On Tegra194's P2972-0000 platform, only C5 controller can be enabled to 29 - nvidia,tegra194-pcie-ep [all …]
|
/linux/Documentation/devicetree/bindings/remoteproc/ |
H A D | qcom,sc7280-adsp-pil.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/remoteproc/qcom,sc7280-adsp-pil.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Srinivasa Rao Mandadapu <quic_srivasam@quicinc.com> 19 - qcom,sc7280-adsp-pil 23 - description: qdsp6ss register 24 - description: efuse q6ss register 28 - description: Phandle to apps_smmu node with sid mask 32 - description: Watchdog interrupt [all …]
|
/linux/Documentation/devicetree/bindings/soc/mediatek/ |
H A D | mediatek,mutex.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chun-Kuang Hu <chunkuang.hu@kernel.org> 11 - Philipp Zabel <p.zabel@pengutronix.de> 15 Start Of Frame (SOF) / End Of Frame (EOF) to each sub-modules on the display 21 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml 27 - mediatek,mt2701-disp-mutex 28 - mediatek,mt2712-disp-mutex 29 - mediatek,mt6795-disp-mutex [all …]
|
H A D | mediatek,wdma.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Matthias Brugger <matthias.bgg@gmail.com> 11 - Moudy Ho <moudy.ho@mediatek.com> 20 - enum: 21 - mediatek,mt8183-mdp3-wdma 26 mediatek,gce-client-reg: 27 $ref: /schemas/types.yaml#/definitions/phandle-array 30 - description: phandle of GCE [all …]
|
/linux/Documentation/devicetree/bindings/pinctrl/ |
H A D | mediatek,mt8192-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/mediatek,mt8192-pinctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Sean Wang <sean.wang@mediatek.com> 17 const: mediatek,mt8192-pinctrl 19 gpio-controller: true 21 '#gpio-cells': 28 gpio-ranges: 32 gpio-line-names: true [all …]
|
/linux/Documentation/devicetree/bindings/display/msm/ |
H A D | gpu.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Rob Clark <robdclark@gmail.com> 14 # as a work-around: 20 - qcom,adreno 21 - amd,imageon 23 - compatible 28 - description: | 30 figure out the chip-id. [all …]
|
/linux/Documentation/devicetree/bindings/usb/ |
H A D | mediatek,musb.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 4 --- 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Min Guo <min.guo@mediatek.com> 15 pattern: '^usb@[0-9a-f]+$' 19 - enum: 20 - mediatek,mt8516-musb 21 - mediatek,mt2701-musb 22 - mediatek,mt7623-musb 23 - const: mediatek,mtk-musb [all …]
|
/linux/Documentation/devicetree/bindings/firmware/ |
H A D | nvidia,tegra186-bpmp.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/firmware/nvidia,tegra186-bpmp.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jon Hunter <jonathanh@nvidia.com> 25 - .../mailbox/mailbox.txt 26 - .../mailbox/nvidia,tegra186-hsp.yaml 32 - .../clock/clock-bindings.txt 33 - <dt-bindings/clock/tegra186-clock.h> [all …]
|
/linux/Documentation/devicetree/bindings/display/tegra/ |
H A D | nvidia,tegra186-display.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/tegra/nvidia,tegra186-display.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jon Hunter <jonathanh@nvidia.com> 15 pattern: "^display-hub@[0-9a-f]+$" 19 - nvidia,tegra186-display 20 - nvidia,tegra194-display 22 '#address-cells': [all …]
|