Home
last modified time | relevance | path

Searched +full:channel +full:- +full:7 (Results 1 – 25 of 1057) sorted by relevance

12345678910>>...43

/linux/Documentation/i2c/
H A Di2c-sysfs.rst1 .. SPDX-License-Identifier: GPL-2.0
18 useful and essential to use ``i2c-tools`` for the purpose of development and
22 ---------------
28 -------------
41 start with ``i2c-`` are I2C buses, which may be either physical or logical. The
48 0-0008 0-0061 1-0028 3-0043 4-0036 4-0041 i2c-1 i2c-3
49 0-000c 0-0066 2-0049 4-000b 4-0040 i2c-0 i2c-2 i2c-4
51 ``i2c-2`` is an I2C bus whose number is 2, and ``2-0049`` is an I2C device
60 -----------------------------
71 -----------------------
[all …]
/linux/sound/usb/caiaq/
H A Dcontrol.c1 // SPDX-License-Identifier: GPL-2.0-or-later
24 struct snd_usb_caiaqdev *cdev = caiaqdev(chip->card); in control_info()
25 int pos = kcontrol->private_value; in control_info()
29 uinfo->count = 1; in control_info()
32 switch (cdev->chip.usb_id) { in control_info()
37 uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER; in control_info()
38 uinfo->value.integer.min = 0; in control_info()
39 uinfo->value.integer.max = 2; in control_info()
54 uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER; in control_info()
55 uinfo->value.integer.min = 0; in control_info()
[all …]
/linux/sound/pci/ca0106/
H A Dca0106.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * Copyright (c) 2004 James Courtier-Dutton <James@superbug.demon.co.uk>
12 * Removed noise from Center/LFE channel when in Analog mode.
16 * 0.0.7
50 * Implement support for Line-in capture on SB Live 24bit.
73 #define IPR_MIDI_RX_B 0x00020000 /* MIDI UART-B Receive buffer non-empty */
74 #define IPR_MIDI_TX_B 0x00010000 /* MIDI UART-B Transmit buffer empty */
87 #define IPR_MIDI_RX_A 0x00000004 /* MIDI UART-A Receive buffer non-empty */
88 #define IPR_MIDI_TX_A 0x00000002 /* MIDI UART-A Transmit buffer empty */
93 #define INTE_MIDI_RX_B 0x00020000 /* MIDI UART-B Receive buffer non-empty */
[all …]
/linux/Documentation/devicetree/bindings/iio/adc/
H A Drenesas,rzg2l-adc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/iio/adc/renesas,rzg2l-adc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
13 A/D Converter block is a successive approximation analog-to-digital converter
14 with a 12-bit accuracy. Up to eight analog input channels can be selected.
16 stored in a 32-bit data register corresponding to each channel.
21 - enum:
22 - renesas,r9a07g043-adc # RZ/G2UL and RZ/Five
[all …]
H A Dadi,ad7292.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Analog Devices AD7292 10-Bit Monitor and Control System
10 - Marcelo Schmitt <marcelo.schmitt1@gmail.com>
13 Analog Devices AD7292 10-Bit Monitor and Control System with ADC, DACs,
17 https://www.analog.com/media/en/technical-documentation/data-sheets/ad7292.pdf
22 - adi,ad7292
27 vref-supply:
31 spi-cpha: true
[all …]
H A Dti,tsc2046.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Oleksij Rempel <o.rempel@pengutronix.de>
18 - ti,tsc2046e-adc
26 vref-supply:
29 "#io-channel-cells":
32 '#address-cells':
35 '#size-cells':
39 - compatible
[all …]
H A Dst,stm32-dfsdm-adc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/iio/adc/st,stm32-dfsdm-adc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Fabrice Gasnier <fabrice.gasnier@foss.st.com>
11 - Olivier Moysan <olivier.moysan@foss.st.com>
14 STM32 DFSDM ADC is a sigma delta analog-to-digital converter dedicated to
17 - Sigma delta modulators (motor control, metering...)
18 - PDM microphones (audio digital microphone)
28 - st,stm32h7-dfsdm
[all …]
H A Dti,ads131e08.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Texas Instruments ADS131E0x 4-, 6- and 8-Channel ADCs
10 - Jonathan Cameron <jic23@kernel.org>
14 24-bit, delta-sigma, analog-to-digital converters (ADCs) with a
15 built-in programmable gain amplifier (PGA), internal reference
24 - ti,ads131e04
25 - ti,ads131e06
26 - ti,ads131e08
[all …]
H A Dxilinx-xadc.txt3 This binding document describes the bindings for the Xilinx 7 Series XADC as well
6 The Xilinx XADC is an ADC that can be found in the Series 7 FPGAs from Xilinx.
10 on all series 7 platforms and is a softmacro with a AXI interface. This binding
22 - compatible: Should be one of
23 * "xlnx,zynq-xadc-1.00.a": When using the ZYNQ device
25 * "xlnx,axi-xadc-1.00.a": When using the axi-xadc pcore to
27 * "xlnx,system-management-wiz-1.3": When using the
30 - reg: Address and length of the register set for the device
31 - interrupts: Interrupt for the XADC control interface.
32 - clocks: When using the ZYNQ this must be the ZYNQ PCAP clock,
[all …]
/linux/drivers/media/pci/tw5864/
H A Dtw5864-reg.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * TW5864 driver - registers description
8 /* According to TW5864_datasheet_0.6d.pdf, tw5864b1-ds.pdf */
10 /* Register Description - Direct Map Space */
11 /* 0x0000 ~ 0x1ffc - H264 Register Map */
52 * [15:0] Two bit for each channel (channel 0 ~ 7). Each two bits are the buffer
53 * pointer for the last encoded frame of the corresponding channel.
76 * 0->3 4 VLC data buffer in DDR (1M each)
77 * 0->7 8 VLC data buffer in DDR (512k each)
79 #define TW5864_VLC_BUF_ID (7 << 2)
[all …]
/linux/drivers/hwmon/
H A Dmax6697.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Copyright (c) 2012 Guenter Roeck <linux@roeck-us.net>
38 * Applies to alert register and over-temperature register.
41 #define MAX6697_EXTERNAL_MASK_DT GENMASK(7, 1)
44 #define MAX6697_LOCAL_MASK_CHIP BIT(7)
46 /* alert - local channel is in bit 6 */
50 /* over-temperature - local channel is in bit 7 */
73 #define MAX6581_OFFSET_MIN -31750
76 #define MAX6697_CONV_TIME 156 /* ms per channel, worst case */
126 .channels = 7,
[all …]
H A Dtmp464.c1 // SPDX-License-Identifier: GPL-2.0-or-later
24 #define TMP464_NUM_CHANNELS 5 /* chan 0 is internal, 1-4 are remote */
25 #define TMP468_NUM_CHANNELS 9 /* chan 0 is internal, 1-8 are remote */
29 #define TMP464_TEMP_REG(channel) (channel) argument
30 #define TMP464_TEMP_OFFSET_REG(channel) (0x40 + ((channel) - 1) * 8) argument
31 #define TMP464_N_FACTOR_REG(channel) (0x41 + ((channel) - 1) * 8) argument
52 #define TMP464_CONFIG_REG_REN(x) (BIT(7 + (x)))
53 #define TMP464_CONFIG_REG_REN_MASK GENMASK(15, 7)
102 struct tmp464_channel channel[MAX_CHANNELS]; member
122 struct regmap *regmap = data->regmap; in tmp464_enable_channels()
[all …]
/linux/Documentation/devicetree/bindings/input/
H A Diqs269a.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jeff LaBundy <jeff@labundy.com>
13 - $ref: input.yaml#
16 The Azoteq IQS269A is an 8-channel capacitive touch controller that features
17 additional Hall-effect and inductive sensing capabilities.
24 - azoteq,iqs269a
25 - azoteq,iqs269a-00
26 - azoteq,iqs269a-d0
[all …]
/linux/drivers/net/wireless/mediatek/mt76/mt7915/
H A Deeprom.h1 /* SPDX-License-Identifier: ISC */
58 #define MT_EE_WIFI_CONF0_BAND_SEL GENMASK(7, 6)
59 #define MT_EE_WIFI_CONF1_BAND_SEL GENMASK(7, 6)
60 #define MT_EE_WIFI_CONF_STREAM_NUM GENMASK(7, 5)
69 #define MT_EE_RATE_DELTA_EN BIT(7)
113 mt7915_get_channel_group_5g(int channel, bool is_7976) in mt7915_get_channel_group_5g() argument
116 if (channel <= 64) in mt7915_get_channel_group_5g()
118 if (channel <= 96) in mt7915_get_channel_group_5g()
120 if (channel <= 128) in mt7915_get_channel_group_5g()
122 if (channel <= 144) in mt7915_get_channel_group_5g()
[all …]
/linux/drivers/clk/bcm/
H A Dclk-sr.c1 // SPDX-License-Identifier: GPL-2.0-only
7 #include <linux/clk-provider.h>
11 #include <dt-bindings/clock/bcm-sr.h>
12 #include "clk-iproc.h"
39 .dig_filter = DF_VAL(0x0, 4, 3, 0, 4, 7, 3),
49 .channel = BCM_SR_GENPLL0_125M_CLK,
55 .channel = BCM_SR_GENPLL0_SCR_CLK,
57 .enable = ENABLE_VAL(0x4, 7, 1, 13),
61 .channel = BCM_SR_GENPLL0_250M_CLK,
67 .channel = BCM_SR_GENPLL0_PCIE_AXI_CLK,
[all …]
/linux/include/sound/
H A Dseq_midi_emul.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
6 * Midi channel definition for optional channel management.
15 * channel. All drivers for hardware that does not understand midi
20 int number; /* The channel number */
21 int client; /* The client associated with this channel */
22 int port; /* The port associated with this channel */
26 drum_channel:1, /* Drum channel */
31 unsigned char midi_pressure; /* Channel pressure */
48 * The channel set consists of information describing the client and
51 * channel set type if it wished with the channel array null.
[all …]
H A Dwavefront.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
8 * Copyright (c) by Paul Barton-Davis <pbd@op.net>
19 /* Pseudo-commands not part of the WaveFront command set.
31 #define WFC_INTERRUPT_STATUS 7
103 /* OR-values for MIDI status bits */
145 u8 attack_time:7;
148 u8 decay1_time:7;
151 u8 decay2_time:7;
154 u8 sustain_time:7;
157 u8 release_time:7;
[all …]
/linux/Documentation/devicetree/bindings/sound/
H A Dti,tlv320adcx140.yaml1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: Texas Instruments TLV320ADCX140 Quad Channel Analog-to-Digital Converter
11 - Andrew Davis <afd@ti.com>
14 The TLV320ADCX140 are multichannel (4-ch analog recording or 8-ch digital
15 PDM microphones recording), high-performance audio, analog-to-digital
28 - ti,tlv320adc3140
29 - ti,tlv320adc5140
30 - ti,tlv320adc6140
[all …]
/linux/drivers/hsi/controllers/
H A Domap_ssi_regs.h1 /* SPDX-License-Identifier: GPL-2.0-only */
33 # define SSI_DATAACCEPT(channel) (1 << (channel)) argument
34 # define SSI_DATAAVAILABLE(channel) (1 << ((channel) + 8)) argument
35 # define SSI_DATAOVERRUN(channel) (1 << ((channel) + 16)) argument
40 # define SSI_GDD_LCH(channel) (1 << (channel)) argument
44 # define SSI_WAKE(channel) (1 << (channel)) argument
62 # define SSI_FULL(channel) (1 << (channel)) argument
71 #define SSI_SST_BUFFER_CH_REG(channel) (0x80 + ((channel) * 4)) argument
72 #define SSI_SST_SWAPBUF_CH_REG(channel) (0xc0 + ((channel) * 4)) argument
82 # define SSI_NOTEMPTY(channel) (1 << (channel)) argument
[all …]
/linux/sound/soc/sprd/
H A Dsprd-mcdt.c1 // SPDX-License-Identifier: GPL-2.0
14 #include "sprd-mcdt.h"
57 /* Channel water mark definition */
62 /* DMA channel select definition */
65 #define MCDT_DMA_CH1_SEL_MASK GENMASK(7, 4)
75 /* DMA channel ACK select definition */
78 /* Channel FIFO definition */
121 u32 orig = readl_relaxed(mcdt->base + reg); in sprd_mcdt_update()
125 writel_relaxed(tmp, mcdt->base + reg); in sprd_mcdt_update()
128 static void sprd_mcdt_dac_set_watermark(struct sprd_mcdt_dev *mcdt, u8 channel, in sprd_mcdt_dac_set_watermark() argument
[all …]
/linux/drivers/net/wireless/broadcom/b43/
H A Dphy_lp.c1 // SPDX-License-Identifier: GPL-2.0-or-later
5 IEEE 802.11a/g LP-PHY driver
7 Copyright (c) 2008-2009 Michael Buesch <m@bues.ch>
23 static inline u16 channel2freq_lp(u8 channel) in channel2freq_lp() argument
25 if (channel < 14) in channel2freq_lp()
26 return (2407 + 5 * channel); in channel2freq_lp()
27 else if (channel == 14) in channel2freq_lp()
29 else if (channel < 184) in channel2freq_lp()
30 return (5000 + 5 * channel); in channel2freq_lp()
32 return (4000 + 5 * channel); in channel2freq_lp()
[all …]
/linux/drivers/s390/net/
H A Dctcm_fsms.h1 /* SPDX-License-Identifier: GPL-2.0 */
44 * Definitions for the channel statemachine(s) for ctc and ctcmpc
46 * To allow better kerntyping, prefix-less definitions for channel states
47 * and channel events have been replaced :
48 * ch_event... -> ctc_ch_event...
49 * CH_EVENT... -> CTC_EVENT...
50 * ch_state... -> ctc_ch_state...
51 * CH_STATE... -> CTC_STATE...
54 * Events of the channel statemachine(s) for ctc and ctcmpc
70 * Events, representing unit-check
[all …]
/linux/drivers/comedi/drivers/
H A Damplc_dio200.c1 // SPDX-License-Identifier: GPL-2.0+
7 * Copyright (C) 2005-2013 MEV Ltd. <https://www.mev.co.uk/>
9 * COMEDI - Linux Control and Measurement Device Interface
24 * [0] - I/O port base address
25 * [1] - IRQ (optional, but commands won't work without it)
32 * ------------- ------------- -------------
34 * 0 PPI-X PPI-X PPI-X
35 * 1 CTR-Y1 PPI-Y PPI-Y
36 * 2 CTR-Y2 CTR-Z1* CTR-Z1
37 * 3 CTR-Z1 INTERRUPT* CTR-Z2
[all …]
/linux/drivers/iio/adc/
H A Dti-ads8344.c1 // SPDX-License-Identifier: GPL-2.0+
3 * ADS8344 16-bit 8-Channel ADC driver
17 #define ADS8344_START BIT(7)
19 #define ADS8344_CHANNEL(channel) ((channel) << 4) argument
26 * Lock protecting access to adc->tx_buff and rx_buff,
39 .channel = chan, \
49 .channel = (chan1), \
65 ADS8344_VOLTAGE_CHANNEL(7, 7),
69 ADS8344_VOLTAGE_CHANNEL_DIFF(6, 7, 11),
73 ADS8344_VOLTAGE_CHANNEL_DIFF(7, 6, 15),
[all …]
/linux/Documentation/devicetree/bindings/iio/dac/
H A Dadi,ad5592r.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Michael Hennerich <michael.hennerich@analog.com>
15 - adi,ad5592r
16 - adi,ad5593r
21 spi-max-frequency:
24 spi-cpol: true
26 "#address-cells":
29 "#size-cells":
[all …]

12345678910>>...43