Home
last modified time | relevance | path

Searched +full:bd +full:- +full:address (Results 1 – 25 of 180) sorted by relevance

12345678

/linux/drivers/net/ethernet/arc/
H A Demac.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * Copyright (C) 2004-2013 Synopsys, Inc. (www.synopsys.com)
12 #include <linux/dma-mapping.h>
27 #define TXPL_MASK (1 << 31) /* Force polling of BD by EMAC */
34 #define ENFL_MASK (1 << 10) /* Enable Full-duplex */
38 #define OWN_MASK (1 << 31) /* 0-CPU or 1-EMAC owns buffer */
77 * struct arc_emac_bd - EMAC buffer descriptor (BD).
80 * @data: 32-bit byte addressable pointer to the packet data.
87 /* Number of Rx/Tx BD's */
95 * struct buffer_state - Stores Rx/Tx buffer state.
[all …]
/linux/drivers/net/wan/
H A Dwanxlfw.S1 /* SPDX-License-Identifier: GPL-2.0-only */
14 0x000 - 0x050 TX#0 0x050 - 0x140 RX#0
15 0x140 - 0x190 TX#1 0x190 - 0x280 RX#1
16 0x280 - 0x2D0 TX#2 0x2D0 - 0x3C0 RX#2
17 0x3C0 - 0x410 TX#3 0x410 - 0x500 RX#3
20 000 5FF 1536 Bytes Dual-Port RAM User Data / BDs
21 600 6FF 256 Bytes Dual-Port RAM User Data / BDs
22 700 7FF 256 Bytes Dual-Port RAM User Data / BDs
23 C00 CBF 192 Bytes Dual-Port RAM Parameter RAM Page 1
24 D00 DBF 192 Bytes Dual-Port RAM Parameter RAM Page 2
[all …]
/linux/drivers/scsi/bnx2i/
H A Dbnx2i.h3 * Copyright (c) 2006 - 2013 Broadcom Corporation
14 * Maintained by: QLogic-Storage-Upstream@qlogic.com
60 #define ISCSI_MAX_CMDS_PER_HBA_5708 (28 * (ISCSI_MAX_CMDS_PER_SESS - 1))
61 #define ISCSI_MAX_CMDS_PER_HBA_5709 (128 * (ISCSI_MAX_CMDS_PER_SESS - 1))
62 #define ISCSI_MAX_CMDS_PER_HBA_57710 (256 * (ISCSI_MAX_CMDS_PER_SESS - 1))
71 /* 5706/08 hardware has limit on maximum buffer size per BD it can handle */
129 readl(__hba->regview + offset)
131 writel(val, __hba->regview + offset)
136 spin_lock_bh(&__hba->stat_lock); \
137 dst->field##_lo = __hba->stats.field##_lo; \
[all …]
/linux/include/soc/fsl/qe/
H A Ducc_slow.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
21 /* transmit BD's status */
28 #define T_A 0x04000000 /* Address - the data transmitted as address
33 #define T_P 0x01000000 /* Preamble - send Preamble sequence before
44 /* Receive BD's status */
52 #define R_A 0x04000000 /* the first byte in this buffer is address
58 #define R_AM 0x00800000 /* Address match */
59 #define R_DE 0x00800000 /* Address match */
89 /* 16-bit CCITT CRC (HDLC). (X16 + X12 + X5 + 1) */
93 /* 32-bit CCITT CRC (Ethernet and HDLC) */
[all …]
/linux/drivers/video/backlight/
H A Dams369fg06.c1 // SPDX-License-Identifier: GPL-2.0-or-later
36 struct backlight_device *bd; member
172 return spi_sync(lcd->spi, &msg); in ams369fg06_spi_write_byte()
175 static int ams369fg06_spi_write(struct ams369fg06 *lcd, unsigned char address, in ams369fg06_spi_write() argument
180 if (address != DATA_ONLY) in ams369fg06_spi_write()
181 ret = ams369fg06_spi_write_byte(lcd, 0x70, address); in ams369fg06_spi_write()
218 dev_err(lcd->dev, "failed to set gamma table.\n"); in _ams369fg06_gamma_ctl()
309 struct backlight_device *bd; in ams369fg06_power_on() local
311 pd = lcd->lcd_pd; in ams369fg06_power_on()
312 bd = lcd->bd; in ams369fg06_power_on()
[all …]
/linux/drivers/dma/
H A Damba-pl08x.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * Copyright (c) 2010 ST-Ericsson SA
27 * - CH_CONFIG register at different offset,
28 * - separate CH_CONTROL2 register for transfer size,
29 * - bigger maximum transfer size,
30 * - 8-word aligned LLI, instead of 4-word, due to extra CCTL2 word,
31 * - no support for peripheral flow control.
45 * (Bursts are irrelevant for mem to mem transfers - there are no burst
51 * - DMAC flow control: the transfer size defines the number of transfers
58 * - Peripheral flow control: the transfer size is ignored (and should be
[all …]
/linux/drivers/net/ethernet/freescale/
H A Dfec_main.c1 // SPDX-License-Identifier: GPL-2.0+
17 * Copyright (c) 2001-2005 Greg Ungerer (gerg@snapgear.com)
20 * Copyright (c) 2004-2006 Macq Electronique SA.
22 * Copyright (C) 2010-2011 Freescale Semiconductor, Inc.
196 { .compatible = "fsl,imx25-fec", .data = &fec_imx25_info, },
197 { .compatible = "fsl,imx27-fec", .data = &fec_imx27_info, },
198 { .compatible = "fsl,imx28-fec", .data = &fec_imx28_info, },
199 { .compatible = "fsl,imx6q-fec", .data = &fec_imx6q_info, },
200 { .compatible = "fsl,mvf600-fec", .data = &fec_mvf600_info, },
201 { .compatible = "fsl,imx6sx-fec", .data = &fec_imx6sx_info, },
[all …]
H A Ducc_geth.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * Copyright (C) Freescale Semicondutor, Inc. 2006-2009. All rights reserved.
12 * - Rearrange code and style fixes
41 u8 res0[0x100 - sizeof(struct ucc_fast)];
46 u32 hafdup; /* half-duplex reg. */
51 u32 macstnaddr1; /* mac station address part 1 reg */
52 u32 macstnaddr2; /* mac station address part 2 reg */
55 u32 utbipar; /* UCC tbi address reg */
57 u8 res3[0x180 - 0x15A];
86 successfully with the group address bit set
[all …]
H A Dfec_mpc52xx.c9 * Copyright (C) 2003-2004 MontaVista, Software, Inc.
19 #include <linux/dma-mapping.h>
53 #define DRIVER_NAME "mpc52xx-fec"
85 static int debug = -1; /* the above default */
94 dev_warn(&dev->dev, "transmit timed out\n"); in mpc52xx_fec_tx_timeout()
96 spin_lock_irqsave(&priv->lock, flags); in mpc52xx_fec_tx_timeout()
98 dev->stats.tx_errors++; in mpc52xx_fec_tx_timeout()
99 spin_unlock_irqrestore(&priv->lock, flags); in mpc52xx_fec_tx_timeout()
107 struct mpc52xx_fec __iomem *fec = priv->fec; in mpc52xx_fec_set_paddr()
109 out_be32(&fec->paddr1, *(const u32 *)(&mac[0])); in mpc52xx_fec_set_paddr()
[all …]
/linux/include/linux/fsl/bestcomm/
H A Dbestcomm.h7 * ( by Andrey Volkov <avolkov@varma-el.com> )
8 * Copyright (C) 2003-2004 MontaVista, Software, Inc.
20 * struct bcom_bd - Structure describing a generic BestComm buffer descriptor
38 * struct bcom_task - Structure describing a loaded BestComm task
52 struct bcom_bd *bd; member
67 * bcom_enable - Enable a BestComm task
76 * bcom_disable - Disable a BestComm task
86 * bcom_get_task_irq - Returns the irq number of a BestComm task
91 return tsk->irq; in bcom_get_task_irq()
95 /* BD based tasks helpers */
[all …]
/linux/drivers/net/wireless/ath/wcn36xx/
H A Ddxe.h40 /* BD handling bit */
46 /* Pointer address is a queue */
74 /* BD Template index */
138 #define WCN36XX_DXE_WQ_TX_L(wcn) ((wcn)->is_pronto_v3 ? 0x6 : 0x17)
139 #define WCN36XX_DXE_WQ_TX_H(wcn) ((wcn)->is_pronto_v3 ? 0x6 : 0x17)
147 /* BD Handling bit */
198 /* Channel BD template index */
286 /* Address of the next DXE descriptor */
301 /* DXE Descriptor source address */
310 /* DXE Descriptor address destination address */
[all …]
H A Dtxrx.c22 static inline int get_rssi0(struct wcn36xx_rx_bd *bd) in get_rssi0() argument
24 return 100 - ((bd->phy_stat0 >> 24) & 0xff); in get_rssi0()
27 static inline int get_snr(struct wcn36xx_rx_bd *bd) in get_snr() argument
29 return ((bd->phy_stat1 >> 24) & 0xff); in get_snr()
40 /* Buffer descriptor rx_ch field is limited to 5-bit (4+1), a mapping is used
134 /* 11ac 20 MHz 800ns GI MCS 0-8 */
156 /* 11ac 20 MHz 400ns SGI MCS 6-8 */
166 /* 11ac 40 MHz 800ns GI MCS 0-9 */
187 /* 11ac 40 MHz 400ns SGI MCS 5-7 */
195 /* 11ac 40 MHz 400ns SGI MCS 5-7 */
[all …]
/linux/drivers/net/ethernet/xilinx/
H A Dll_temac_main.c1 // SPDX-License-Identifier: GPL-2.0-only
6 * Copyright (c) 2005-2008 DLA Systems, David H. Lynch Jr. <dhlii@dlasys.net>
7 * Copyright (c) 2008-2009 Secret Lab Technologies Ltd.
13 * - The ll_temac hardware uses indirect access for many of the TEMAC
24 * - Factor out locallink DMA code into separate driver
25 * - Fix support for hardware checksumming.
26 * - Testing. Lots and lots of testing.
53 #include <linux/dma-mapping.h>
55 #include <linux/platform_data/xilinx-ll-temac.h>
65 /* ---------------------------------------------------------------------
[all …]
/linux/drivers/platform/x86/intel/
H A Doaktrail.c1 // SPDX-License-Identifier: GPL-2.0+
5 * Copyright (C) 2010-2011 Intel Corporation
44 * This is the devices status address in EC space, and the control bits
64 * This is the address in EC space and commands used to control LCD backlight:
73 * LCD backlight brightness range: 0 - 100 (OT_EC_BL_BRIGHTNESS_MAX)
123 rfkill_dev = rfkill_alloc(name, &oaktrail_device->dev, type, in oaktrail_rfkill_new()
126 return ERR_PTR(-ENOMEM); in oaktrail_rfkill_new()
160 wifi_rfkill = oaktrail_rfkill_new("oaktrail-wifi", in oaktrail_rfkill_init()
169 bt_rfkill = oaktrail_rfkill_new("oaktrail-bluetooth", in oaktrail_rfkill_init()
178 gps_rfkill = oaktrail_rfkill_new("oaktrail-gps", in oaktrail_rfkill_init()
[all …]
/linux/Documentation/devicetree/bindings/net/bluetooth/
H A Dti,bluetooth.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - David Lechner <david@lechnology.com>
32 - ti,cc2560
33 - ti,wl1271-st
34 - ti,wl1273-st
35 - ti,wl1281-st
36 - ti,wl1283-st
37 - ti,wl1285-st
[all …]
H A Dbluetooth-controller.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/bluetooth/bluetooth-controller.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Marcel Holtmann <marcel@holtmann.org>
11 - Johan Hedberg <johan.hedberg@gmail.com>
12 - Luiz Augusto von Dentz <luiz.dentz@gmail.com>
18 local-bd-address:
19 $ref: /schemas/types.yaml#/definitions/uint8-array
22 Specifies the BD address that was uniquely assigned to the Bluetooth
[all …]
/linux/drivers/scsi/qedi/
H A Dqedi_iscsi.h1 /* SPDX-License-Identifier: GPL-2.0-only */
110 * struct generic_pdu_resc - login pdu resource structure
114 * @req_dma_addr: dma address for iscsi login request payload buffer
121 * @resp_dma_addr: login response payload buffer dma address
125 * @req_bd_tbl: iscsi login request payload BD table
126 * @req_bd_dma: login request BD table dma address
127 * @resp_bd_tbl: iscsi login response payload BD table
128 * @resp_bd_dma: login request BD table dma address
236 #define QEDI_OFLD_WAIT_STATE(q) ((q)->state == EP_STATE_OFLDCONN_FAILED || \
237 (q)->state == EP_STATE_OFLDCONN_COMPL)
/linux/drivers/net/ethernet/broadcom/bnge/
H A Dbnge_hwrm.c1 // SPDX-License-Identifier: GPL-2.0
5 #include <linux/dma-mapping.h>
21 int bnge_hwrm_req_create(struct bnge_dev *bd, void **req, u16 req_type, in bnge_hwrm_req_create() argument
29 return -E2BIG; in bnge_hwrm_req_create()
31 req_addr = dma_pool_alloc(bd->hwrm_dma_pool, GFP_KERNEL | __GFP_ZERO, in bnge_hwrm_req_create()
34 return -ENOMEM; in bnge_hwrm_req_create()
38 ctx->sentinel = bnge_cal_sentinel(ctx, req_type); in bnge_hwrm_req_create()
39 ctx->req_len = req_len; in bnge_hwrm_req_create()
40 ctx->req = (struct input *)req_addr; in bnge_hwrm_req_create()
41 ctx->resp = (struct output *)(req_addr + BNGE_HWRM_RESP_OFFSET); in bnge_hwrm_req_create()
[all …]
/linux/drivers/usb/gadget/udc/
H A Dfsl_qe_udc.c1 // SPDX-License-Identifier: GPL-2.0+
5 * Copyright (c) 2006-2008 Freescale Semiconductor, Inc. All rights reserved.
34 #include <linux/dma-mapping.h>
55 "ep0-control", /* everyone has ep0 */
74 /*-----------------------------------------------------------------
75 * done() - retire a request; caller blocked irqs
76 *--------------------------------------------------------------*/
79 struct qe_udc *udc = ep->udc; in done()
80 unsigned char stopped = ep->stopped; in done()
82 /* the req->queue pointer is used by ep_queue() func, in which in done()
[all …]
/linux/drivers/accel/habanalabs/common/
H A Dhw_queue.c1 // SPDX-License-Identifier: GPL-2.0
4 * Copyright 2016-2019 HabanaLabs, Ltd.
13 * hl_queue_add_ptr - add to pi or ci and checks if it wraps around
23 ptr &= ((HL_QUEUE_LENGTH << 1) - 1); in hl_hw_queue_add_ptr()
28 return atomic_read(ci) & ((queue_len << 1) - 1); in queue_ci_get()
33 int delta = (q->pi - queue_ci_get(&q->ci, queue_len)); in queue_free_slots()
36 return (queue_len - delta); in queue_free_slots()
38 return (abs(delta) - queue_len); in queue_free_slots()
43 struct hl_device *hdev = cs->ctx->hdev; in hl_hw_queue_update_ci()
47 if (hdev->disabled) in hl_hw_queue_update_ci()
[all …]
/linux/drivers/soc/fsl/qe/
H A Ducc_slow.c1 // SPDX-License-Identifier: GPL-2.0-or-later
9 * QE UCC Slow API Set - UCC Slow specific routines implementations.
44 struct ucc_slow_info *us_info = uccs->us_info; in ucc_slow_graceful_stop_tx()
47 id = ucc_slow_get_qe_cr_subblock(us_info->ucc_num); in ucc_slow_graceful_stop_tx()
55 struct ucc_slow_info *us_info = uccs->us_info; in ucc_slow_stop_tx()
58 id = ucc_slow_get_qe_cr_subblock(us_info->ucc_num); in ucc_slow_stop_tx()
65 struct ucc_slow_info *us_info = uccs->us_info; in ucc_slow_restart_tx()
68 id = ucc_slow_get_qe_cr_subblock(us_info->ucc_num); in ucc_slow_restart_tx()
78 us_regs = uccs->us_regs; in ucc_slow_enable()
81 gumr_l = ioread32be(&us_regs->gumr_l); in ucc_slow_enable()
[all …]
H A Dqmc.c1 // SPDX-License-Identifier: GPL-2.0
12 #include <linux/dma-mapping.h>
64 /* Tx time-slot assignment table pointer (16 bits) */
72 /* Multichannel interrupt base address (32 bits) */
76 /* Rx time-slot assignment table pointer (16 bits) */
92 /* A reserved area (0xB0 -> 0xC3) that must be initialized to 0 (QE only) */
108 /* Tx buffer descriptor base address (16 bits, offset from MCBASE) */
129 /* Zero-insertion state (32 bits) */
133 /* Rx buffer descriptor base address (16 bits, offset from MCBASE) */
169 /* BD related registers bits */
[all …]
/linux/include/linux/qed/
H A Deth_common.h1 /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) */
3 * Copyright (c) 2015-2017 QLogic Corporation
4 * Copyright (c) 2019-2020 Marvell International Ltd.
41 #define ETH_TX_MAX_NON_LSO_PKT_LEN (9700 - (4 + 4 + 12 + 8))
43 #define ETH_TX_LSO_WINDOW_BDS_NUM (18 - 1)
51 (ETH_NUM_STATISTIC_COUNTERS - MAX_NUM_VFS / 2)
53 (ETH_NUM_STATISTIC_COUNTERS - 3 * MAX_NUM_VFS / 4)
96 /* Ethernet address type */
125 /* The parsing information data fo rthe first tx bd of a given packet */
139 /* The parsing information data for the second tx bd of a given packet */
[all …]
/linux/arch/powerpc/boot/
H A Dcuboot-pq2.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Old U-boot compatibility for PowerQUICC II
15 #include "fsl-soc.h"
21 static bd_t bd; variable
40 /* Different versions of u-boot put the BCSR in different places, and
44 * For any node defined as compatible with fsl,pq2-localbus,
45 * #address/#size must be 2/1 for the localbus, and 1/1 for the parent bus.
58 if (!bus_node || !dt_is_compatible(bus_node, "fsl,pq2-localbus")) in update_cs_ranges()
103 option | ~(cs_ranges_buf[i].size - 1)); in update_cs_ranges()
113 /* Older u-boots don't set PCI up properly. Update the hardware to match
[all …]
/linux/drivers/tty/serial/
H A Ducc_uart.c1 // SPDX-License-Identifier: GPL-2.0
12 * If Soft-UART support is needed but not already present, then this driver
13 * will request and upload the "Soft-UART" microcode upon probe. The
30 #include <linux/dma-mapping.h>
43 * but Soft-UART is a hack and we want to keep everything related to it in
46 #define UCC_SLOW_GUMR_H_SUART 0x00004000 /* Soft-UART */
49 * soft_uart is 1 if we need to use Soft-UART mode
62 * Documentation/admin-guide/devices.txt. For the QE
63 * UART, we have major number 204 and minor numbers 46 - 49, which are the
70 /* Since we only have minor numbers 46 - 49, there is a hard limit of 4 ports */
[all …]

12345678