/linux/arch/arm64/boot/dts/ti/ |
H A D | k3-am65-wakeup.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 5 * Copyright (C) 2016-2024 Texas Instruments Incorporated - https://www.ti.com/ 9 dmsc: system-controller@44083000 { 10 compatible = "ti,am654-sci"; 11 ti,host-id = <12>; 13 mbox-names = "rx", "tx"; 18 reg-names = "debug_messages"; 21 k3_pds: power-controller { 22 compatible = "ti,sci-pm-domain"; 23 #power-domain-cells = <2>; [all …]
|
H A D | k3-am64-mcu.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 5 * Copyright (C) 2020-2024 Texas Instruments Incorporated - https://www.ti.com/ 15 compatible = "ti,am654-timer"; 18 clock-names = "fck"; 19 power-domains = <&k3_pds 35 TI_SCI_PD_EXCLUSIVE>; 20 ti,timer-pwm; 25 compatible = "ti,am654-timer"; 28 clock-names = "fck"; 29 power-domains = <&k3_pds 48 TI_SCI_PD_EXCLUSIVE>; 30 ti,timer-pwm; [all …]
|
H A D | k3-am65-main.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 5 * Copyright (C) 2016-2024 Texas Instruments Incorporated - https://www.ti.com/ 7 #include <dt-bindings/phy/phy-am654-serdes.h> 11 compatible = "mmio-sram"; 13 #address-cells = <1>; 14 #size-cells = <1>; 17 atf-sram@0 { 21 sysfw-sram@f0000 { 25 l3cache-sram@100000 { 30 gic500: interrupt-controller@1800000 { [all …]
|
H A D | k3-j721e-mcu-wakeup.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 5 * Copyright (C) 2016-2024 Texas Instruments Incorporated - https://www.ti.com/ 9 dmsc: system-controller@44083000 { 10 compatible = "ti,k2g-sci"; 11 ti,host-id = <12>; 13 mbox-names = "rx", "tx"; 18 reg-names = "debug_messages"; 21 k3_pds: power-controller { 22 compatible = "ti,sci-pm-domain"; 23 #power-domain-cells = <2>; [all …]
|
H A D | k3-am62a-mcu.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 5 * Copyright (C) 2020-2024 Texas Instruments Incorporated - https://www.ti.com/ 10 compatible = "pinctrl-single"; 12 #pinctrl-cells = <1>; 13 pinctrl-single,register-width = <32>; 14 pinctrl-single,function-mask = <0xffffffff>; 19 compatible = "ti,j721e-esm"; 21 bootph-pre-ram; 23 ti,esm-pins = <0>, <1>, <2>, <85>; 32 compatible = "ti,am654-timer"; [all …]
|
H A D | k3-j721s2-mcu-wakeup.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 5 * Copyright (C) 2021-2024 Texas Instruments Incorporated - https://www.ti.com/ 9 sms: system-controller@44083000 { 10 compatible = "ti,k2g-sci"; 11 ti,host-id = <12>; 13 mbox-names = "rx", "tx"; 18 reg-names = "debug_messages"; 21 k3_pds: power-controller { 22 compatible = "ti,sci-pm-domain"; 23 #power-domain-cells = <2>; [all …]
|
H A D | k3-am62p-j722s-common-mcu.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 5 * Copyright (C) 2023-2024 Texas Instruments Incorporated - https://www.ti.com/ 10 compatible = "pinctrl-single"; 12 #pinctrl-cells = <1>; 13 pinctrl-single,register-width = <32>; 14 pinctrl-single,function-mask = <0xffffffff>; 15 pinctrl-single,gpio-range = 19 bootph-all; 21 mcu_pmx_range: gpio-range { 22 #pinctrl-single,gpio-range-cells = <3>; [all …]
|
H A D | k3-am62-mcu.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 5 * Copyright (C) 2020-2024 Texas Instruments Incorporated - https://www.ti.com/ 10 bootph-all; 11 compatible = "pinctrl-single"; 13 #pinctrl-cells = <1>; 14 pinctrl-single,register-width = <32>; 15 pinctrl-single,function-mask = <0xffffffff>; 19 bootph-pre-ram; 20 compatible = "ti,j721e-esm"; 23 ti,esm-pins = <0>, <1>, <2>, <85>; [all …]
|
H A D | k3-am654-pcie-usb2.dtso | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 3 * DT overlay for SERDES personality card: 2lane PCIe + USB2.0 Host on AM654 EVM 5 * Copyright (C) 2018-2024 Texas Instruments Incorporated - https://www.ti.com/ 8 /dts-v1/; 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/phy/phy.h> 12 #include <dt-bindings/phy/phy-am654-serdes.h> 13 #include "k3-pinctrl.h" 16 assigned-clocks = <&k3_clks 153 4>, 19 assigned-clock-parents = <&k3_clks 153 8>, [all …]
|
H A D | k3-am654-pcie-usb3.dtso | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 3 * DT overlay for SERDES personality card: 1lane PCIe + USB3.0 DRD on AM654 EVM 5 * Copyright (C) 2018-2024 Texas Instruments Incorporated - http://www.ti.com/ 8 /dts-v1/; 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/phy/phy.h> 12 #include <dt-bindings/phy/phy-am654-serdes.h> 14 #include "k3-pinctrl.h" 21 num-lanes = <1>; 23 phy-names = "pcie-phy0"; [all …]
|
H A D | k3-am654-base-board-rocktech-rk101-panel.dtso | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 3 * OLDI-LCD1EVM Rocktech integrated panel and touch DT overlay for AM654-EVM. 4 * Panel Link: https://www.digimax.it/en/tft-lcd/20881-RK101II01D-CT 5 * AM654 LCD EVM: https://www.ti.com/tool/TMDSLCD1EVM 7 * Copyright (C) 2023-2024 Texas Instruments Incorporated - https://www.ti.com/ 10 /dts-v1/; 13 #include <dt-bindings/pwm/pwm.h> 14 #include <dt-bindings/gpio/gpio.h> 15 #include <dt-bindings/interrupt-controller/irq.h> 19 compatible = "rocktech,rk101ii01d-ct"; [all …]
|
H A D | k3-am654-base-board.dts | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 3 * Copyright (C) 2016-2024 Texas Instruments Incorporated - https://www.ti.com/ 6 /dts-v1/; 8 #include "k3-am654.dtsi" 9 #include <dt-bindings/input/input.h> 10 #include <dt-bindings/net/ti-dp83867.h> 13 compatible = "ti,am654-evm", "ti,am654"; 14 model = "Texas Instruments AM654 Base Board"; 31 stdout-path = "serial2:115200n8"; 36 bootph-all; [all …]
|
H A D | k3-am65.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 5 * Copyright (C) 2016-2024 Texas Instruments Incorporated - https://www.ti.com/ 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/soc/ti,sci_pm_domain.h> 13 #include "k3-pinctrl.h" 16 model = "Texas Instruments K3 AM654 SoC"; 17 compatible = "ti,am654"; 18 interrupt-parent = <&gic500>; [all …]
|
H A D | k3-am654-idk.dtso | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 3 * DT overlay for IDK application board on AM654 EVM 5 * Copyright (C) 2018-2024 Texas Instruments Incorporated - https://www.ti.com/ 8 /dts-v1/; 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/net/ti-dp83867.h> 13 #include "k3-pinctrl.h" 17 ethernet3 = "/icssg0-eth/ethernet-ports/port@0"; 18 ethernet4 = "/icssg0-eth/ethernet-ports/port@1"; 19 ethernet5 = "/icssg1-eth/ethernet-ports/port@0"; [all …]
|
H A D | k3-am6548-iot2050-advanced-sm.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 10 * AM6548-based (quad-core) IOT2050 SM variant, Product Generation 2 11 * 4 GB RAM, 16 GB eMMC, USB-serial converter on connector X30 14 * https://new.siemens.com/global/en/products/automation/pc-based/iot-gateways/simatic-iot2050.html 17 /dts-v1/; 19 #include "k3-am6548-iot2050-advanced-common.dtsi" 20 #include "k3-am65-iot2050-common-pg2.dtsi" 23 compatible = "siemens,iot2050-advanced-sm", "ti,am654"; 38 pinctrl-0 = <&leds_pins_default>, <&user1_led_pins>; 40 led-2 { [all …]
|
H A D | k3-am65-iot2050-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) Siemens AG, 2018-2024 12 #include <dt-bindings/leds/common.h> 13 #include <dt-bindings/phy/phy.h> 14 #include <dt-bindings/net/ti-dp83867.h> 36 stdout-path = "serial3:115200n8"; 39 reserved-memory { 40 #address-cells = <2>; 41 #size-cells = <2>; 44 secure_ddr: secure-ddr@9e800000 { [all …]
|
/linux/Documentation/devicetree/bindings/gpio/ |
H A D | gpio-davinci.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/gpio/gpio-davinci.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: GPIO controller for Davinci and keystone devices 10 - Keerthy <j-keerthy@ti.com> 15 - items: 16 - enum: 17 - ti,k2g-gpio 18 - ti,am654-gpio [all …]
|
/linux/Documentation/devicetree/bindings/net/ |
H A D | ti,icssg-prueth.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/net/ti,icssg-prueth.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Md Danish Anwar <danishanwar@ti.com> 13 Ethernet based on the Programmable Real-Time Unit and Industrial 19 - ti,am642-icssg-prueth # for AM64x SoC family 20 - ti,am654-icssg-prueth # for AM65x SoC family 21 - ti,am654-sr1-icssg-prueth # for AM65x SoC family, SR1.0 32 dma-names: [all …]
|
/linux/Documentation/devicetree/bindings/serial/ |
H A D | 8250_omap.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Vignesh Raghavendra <vigneshr@ti.com> 13 - $ref: /schemas/serial/serial.yaml# 14 - $ref: /schemas/serial/rs485.yaml# 19 - enum: 20 - ti,am3352-uart 21 - ti,am4372-uart 22 - ti,am654-uart [all …]
|
/linux/Documentation/devicetree/bindings/pinctrl/ |
H A D | pinctrl-single.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/pinctrl-single.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Tony Lindgren <tony@atomide.com> 21 - enum: 22 - pinctrl-single 23 - pinconf-single 24 - items: 25 - enum: [all …]
|
/linux/Documentation/devicetree/bindings/interrupt-controller/ |
H A D | ti,sci-intr.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/interrupt-controller/ti,sci-intr.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Lokesh Vutla <lokeshvutla@ti.com> 13 - $ref: /schemas/arm/keystone/ti,k3-sci-common.yaml# 22 +----------------------+ 24 +-------+ | +------+ +-----+ | 25 | GPIO |----------->| | irq0 | | 0 | | Host IRQ 26 +-------+ | +------+ +-----+ | controller [all …]
|
/linux/drivers/gpio/ |
H A D | gpio-davinci.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * TI DaVinci GPIO Support 5 * Copyright (c) 2006-2007 David Brownell 9 #include <linux/gpio/driver.h> 43 #define BINTEN 0x8 /* GPIO Interrupt Per-Bank Enable Register */ 57 /* Serialize access to GPIO registers */ 66 static inline u32 __gpio_mask(unsigned gpio) in __gpio_mask() argument 68 return 1 << (gpio % 32); in __gpio_mask() 82 /*--------------------------------------------------------------------------*/ 84 /* board setup code *MUST* setup pinmux and enable the GPIO clock. */ [all …]
|
/linux/drivers/pinctrl/ |
H A D | pinctrl-single.c | 25 #include <linux/pinctrl/pinconf-generic.h> 30 #include <linux/platform_data/pinctrl-single.h> 37 #define DRIVER_NAME "pinctrl-single" 41 * struct pcs_func_vals - mux function register offset and value pair 53 * struct pcs_conf_vals - pinconf parameter, pinconf register offset 70 * struct pcs_conf_type - pinconf property name, pinconf param pair 80 * struct pcs_function - pinctrl function 98 * struct pcs_gpiofunc_range - pin ranges with same mux value of gpio function 100 * @npins: number pins with the same mux value of gpio function 101 * @gpiofunc: mux value of gpio function [all …]
|
/linux/ |
H A D | MAINTAINERS | 5 --------------------------------------------------- 21 W: *Web-page* with status/info 23 B: URI for where to file *bugs*. A web-page with detailed bug 28 patches to the given subsystem. This is either an in-tree file, 29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst 46 N: [^a-z]tegra all files whose path contains tegra 64 ---------------- 83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS) 85 L: linux-scsi@vger.kernel.org 88 F: drivers/scsi/3w-* [all …]
|