Home
last modified time | relevance | path

Searched full:access (Results 1 – 25 of 4976) sorted by relevance

12345678910>>...200

/linux/tools/perf/pmu-events/arch/x86/broadwellx/
H A Duncore-memory.json581 "BriefDescription": "RD_CAS Access to Rank 0; All Banks",
586 "PublicDescription": "RD_CAS Access to Rank 0 : All Banks",
591 "BriefDescription": "RD_CAS Access to Rank 0; Bank 0",
596 "PublicDescription": "RD_CAS Access to Rank 0 : Bank 0",
600 "BriefDescription": "RD_CAS Access to Rank 0; Bank 1",
605 "PublicDescription": "RD_CAS Access to Rank 0 : Bank 1",
610 "BriefDescription": "RD_CAS Access to Rank 0; Bank 10",
615 "PublicDescription": "RD_CAS Access to Rank 0 : Bank 10",
620 "BriefDescription": "RD_CAS Access to Rank 0; Bank 11",
625 "PublicDescription": "RD_CAS Access t
[all...]
/linux/tools/perf/pmu-events/arch/x86/broadwellde/
H A Duncore-memory.json543 "BriefDescription": "RD_CAS Access to Rank 0; All Banks",
548 "PublicDescription": "RD_CAS Access to Rank 0 : All Banks",
553 "BriefDescription": "RD_CAS Access to Rank 0; Bank 0",
558 "PublicDescription": "RD_CAS Access to Rank 0 : Bank 0",
562 "BriefDescription": "RD_CAS Access to Rank 0; Bank 1",
567 "PublicDescription": "RD_CAS Access to Rank 0 : Bank 1",
572 "BriefDescription": "RD_CAS Access to Rank 0; Bank 10",
577 "PublicDescription": "RD_CAS Access to Rank 0 : Bank 10",
582 "BriefDescription": "RD_CAS Access to Rank 0; Bank 11",
587 "PublicDescription": "RD_CAS Access to Rank 0 : Bank 11",
[all …]
/linux/tools/perf/pmu-events/arch/x86/haswellx/
H A Duncore-memory.json572 "BriefDescription": "RD_CAS Access to Rank 0; All Banks",
577 "PublicDescription": "RD_CAS Access to Rank 0 : All Banks",
582 "BriefDescription": "RD_CAS Access to Rank 0; Bank 0",
587 "PublicDescription": "RD_CAS Access to Rank 0 : Bank 0",
591 "BriefDescription": "RD_CAS Access to Rank 0; Bank 1",
596 "PublicDescription": "RD_CAS Access to Rank 0 : Bank 1",
601 "BriefDescription": "RD_CAS Access to Rank 0; Bank 10",
606 "PublicDescription": "RD_CAS Access to Rank 0 : Bank 10",
611 "BriefDescription": "RD_CAS Access to Rank 0; Bank 11",
616 "PublicDescription": "RD_CAS Access to Rank 0 : Bank 11",
[all …]
/linux/Documentation/devicetree/bindings/access-controllers/
H A Daccess-controllers.yaml4 $id: http://devicetree.org/schemas/access-controllers/access-controllers.yaml#
7 title: Generic Domain Access Controllers
13 Common access controllers properties
15 Access controllers are in charge of stating which of the hardware blocks under
18 or a group of hardware blocks. An access controller's domain is the set of
19 resources covered by the access controller.
21 This device tree binding can be used to bind devices to their access
22 controller provided by access-controllers property. In this case, the device
23 is a consumer and the access controller is the provider.
25 An access controller can be represented by any node in the device tree and
[all …]
/linux/Documentation/admin-guide/LSM/
H A DSmack.rst9 Smack is the Simplified Mandatory Access Control Kernel.
10 Smack is a kernel based implementation of mandatory access
13 Smack is not the only Mandatory Access Control scheme
14 available for Linux. Those new to Mandatory Access Control
33 access to systems that use them as Smack does.
50 load the Smack access rules
53 report if a process with one label has access
85 Used to make access control decisions. In almost all cases
95 label does not allow all of the access permitted to a process
102 the Smack rule (more below) that permitted the write access
[all …]
/linux/tools/perf/pmu-events/arch/x86/skylakex/
H A Duncore-memory.json8 …"PublicDescription": "Counts all CAS (Column Access Select) read commands issued to DRAM on a per …
52 … the DRAM devices so that it can be read or written to with a CAS (Column Access Select) command.",
102 …"PublicDescription": "Counts all CAS (Column Access Select) read commands issued to DRAM on a per …
122 …"PublicDescription": "Counts CAS (Column Access Select) regular read commands issued to DRAM on a …
142 …"PublicDescription": "Counts CAS (Column Access Select) underfill read commands issued to DRAM due…
643 "BriefDescription": "RD_CAS Access to Rank 0; All Banks",
653 "BriefDescription": "RD_CAS Access to Rank 0; Bank 0",
662 "BriefDescription": "RD_CAS Access to Rank 0; Bank 1",
672 "BriefDescription": "RD_CAS Access to Rank 0; Bank 10",
682 "BriefDescription": "RD_CAS Access to Rank 0; Bank 11",
[all …]
/linux/tools/perf/pmu-events/arch/arm64/fujitsu/monaka/
H A Dl3_cache.json4 …"BriefDescription": "This event counts operations that cause a cache access to the L3 cache, as de…
8 …"BriefDescription": "This event counts access counted by L3D_CACHE that is a Memory-read operation…
13 … "BriefDescription": "This event counts operations that cause a cache access to the L3 cache."
18 "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_CACHE caused by demand access."
23 … "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_CACHE caused by demand read access."
28 … "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_CACHE caused by demand write access."
48 "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_MISS caused by demand access."
53 … "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_MISS caused by demand read access."
58 … "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_MISS caused by demand write access."
78 "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_HIT caused by demand access."
[all …]
H A Dtlb.json12 …"BriefDescription": "This event counts operations that cause a TLB access to the L1D TLB. See L1D_…
16 …"BriefDescription": "This event counts operations that cause a TLB access to the L1I TLB. See L1I_…
24 …"BriefDescription": "This event counts operations that cause a TLB access to the L2D TLB. See L2D_…
28 … "BriefDescription": "This event counts data TLB access with at least one translation table walk."
32 …"BriefDescription": "This event counts instruction TLB access with at least one translation table …
37 … "BriefDescription": "This event counts operations that cause a TLB access to the L1I in 4KB page."
42 …"BriefDescription": "This event counts operations that cause a TLB access to the L1I in 64KB page."
47 … "BriefDescription": "This event counts operations that cause a TLB access to the L1I in 2MB page."
52 …"BriefDescription": "This event counts operations that cause a TLB access to the L1I in 32MB page."
57 …"BriefDescription": "This event counts operations that cause a TLB access to the L1I in 512MB page…
[all …]
H A Dl1d_cache.json8 …"BriefDescription": "This event counts operations that cause a cache access to the L1D cache. See …
20 "BriefDescription": "This event counts L1D CACHE caused by read access."
24 "BriefDescription": "This event counts L1D CACHE caused by write access."
28 "BriefDescription": "This event counts L1D_CACHE_REFILL caused by read access."
32 "BriefDescription": "This event counts L1D_CACHE_REFILL caused by write access."
37 "BriefDescription": "This event counts L1D_CACHE caused by demand access."
42 "BriefDescription": "This event counts L1D_CACHE caused by demand read access."
47 "BriefDescription": "This event counts L1D_CACHE caused by demand write access."
52 "BriefDescription": "This event counts L1D_CACHE_REFILL caused by demand access."
57 "BriefDescription": "This event counts L1D_CACHE_REFILL caused by demand read access."
[all …]
H A Dl2_cache.json4 …"BriefDescription": "This event counts operations that cause a cache access to the L2 cache. See L…
20 …"BriefDescription": "This event counts operations that cause a TLB access to the L2I TLB. See L2I_…
24 "BriefDescription": "This event counts L2D_CACHE caused by read access."
28 "BriefDescription": "This event counts L2D_CACHE caused by write access."
32 "BriefDescription": "This event counts L2D_CACHE_REFILL caused by read access."
36 "BriefDescription": "This event counts L2D_CACHE_REFILL caused by write access."
45 "BriefDescription": "This event counts L2D_CACHE caused by demand access."
50 "BriefDescription": "This event counts L2D_CACHE caused by demand read access."
55 "BriefDescription": "This event counts L2D_CACHE caused by demand write access."
65 "BriefDescription": "This event counts L2D_CACHE_REFILL caused by demand access."
[all …]
/linux/tools/perf/pmu-events/arch/x86/cascadelakex/
H A Duncore-memory.json8 …"PublicDescription": "Counts all CAS (Column Access Select) read commands issued to DRAM on a per …
52 … the DRAM devices so that it can be read or written to with a CAS (Column Access Select) command.",
102 …"PublicDescription": "Counts all CAS (Column Access Select) read commands issued to DRAM on a per …
122 …"PublicDescription": "Counts CAS (Column Access Select) regular read commands issued to DRAM on a …
142 …"PublicDescription": "Counts CAS (Column Access Select) underfill read commands issued to DRAM due…
1019 "BriefDescription": "RD_CAS Access to Rank 0; All Banks",
1029 "BriefDescription": "RD_CAS Access to Rank 0; Bank 0",
1038 "BriefDescription": "RD_CAS Access to Rank 0; Bank 1",
1048 "BriefDescription": "RD_CAS Access to Rank 0; Bank 10",
1058 "BriefDescription": "RD_CAS Access to Rank 0; Bank 11",
[all …]
/linux/arch/mips/include/asm/octeon/
H A Dcvmx-fau.h123 * @reg: FAU atomic register to access. 0 <= reg < 2048.
124 * - Step by 2 for 16 bit access.
125 * - Step by 4 for 32 bit access.
126 * - Step by 8 for 64 bit access.
143 * @reg: FAU atomic register to access. 0 <= reg < 2048.
144 * - Step by 2 for 16 bit access.
145 * - Step by 4 for 32 bit access.
146 * - Step by 8 for 64 bit access.
148 * Note: When performing 32 and 64 bit access, only the low
164 * @reg: FAU atomic register to access. 0 <= reg < 2048.
[all …]
/linux/tools/testing/selftests/bpf/verifier/
H A Ddirect_value_access.c2 "direct map access, write test 1",
14 "direct map access, write test 2",
26 "direct map access, write test 3",
38 "direct map access, write test 4",
50 "direct map access, write test 5",
62 "direct map access, write test 6",
75 "direct map access, write test 7",
87 "direct map access, write test 8",
99 "direct map access, write test 9",
108 .errstr = "invalid access to map value pointer",
[all …]
H A Dctx_skb.c2 "access skb fields ok",
33 "access skb fields bad1",
38 .errstr = "invalid bpf_context access",
42 "access skb fields bad2",
63 "access skb fields bad3",
85 "access skb fields bad4",
108 "invalid access __sk_buff family",
114 .errstr = "invalid bpf_context access",
118 "invalid access __sk_buff remote_ip4",
124 .errstr = "invalid bpf_context access",
[all …]
/linux/tools/perf/pmu-events/arch/x86/broadwell/
H A Duncore-cache.json3 … "BriefDescription": "L3 Lookup any request that access cache and found line in E or S-state",
8 … "PublicDescription": "L3 Lookup any request that access cache and found line in E or S-state.",
13 "BriefDescription": "L3 Lookup any request that access cache and found line in I-state",
18 "PublicDescription": "L3 Lookup any request that access cache and found line in I-state.",
23 "BriefDescription": "L3 Lookup any request that access cache and found line in M-state",
28 "PublicDescription": "L3 Lookup any request that access cache and found line in M-state.",
33 "BriefDescription": "L3 Lookup any request that access cache and found line in MESI-state",
38 … "PublicDescription": "L3 Lookup any request that access cache and found line in MESI-state.",
43 … "BriefDescription": "L3 Lookup read request that access cache and found line in E or S-state",
48 … "PublicDescription": "L3 Lookup read request that access cache and found line in E or S-state.",
[all …]
/linux/include/linux/
H A Dkcsan-checks.h3 * KCSAN access checks and modifiers. These can be used to explicitly check
16 /* Access types -- if KCSAN_ACCESS_WRITE is not set, the access is a read. */
17 #define KCSAN_ACCESS_WRITE (1 << 0) /* Access is a write. */
19 #define KCSAN_ACCESS_ATOMIC (1 << 2) /* Access is atomic. */
21 #define KCSAN_ACCESS_ASSERT (1 << 3) /* Access is an assertion. */
22 #define KCSAN_ACCESS_SCOPED (1 << 4) /* Access is a scoped access. */
27 * to validate access to an address. Never use these in header files!
31 * __kcsan_check_access - check generic access for races
33 * @ptr: address of access
34 * @size: size of access
[all …]
/linux/security/landlock/
H A Daudit.c15 #include "access.h"
89 const access_mask_t access) in log_blockers() argument
91 const unsigned long access_mask = access; in log_blockers()
95 for_each_set_bit(access_bit, &access_mask, BITS_PER_TYPE(access)) { in log_blockers()
230 access_mask_t access; in test_get_denied_layer() local
232 access = LANDLOCK_ACCESS_FS_EXECUTE; in test_get_denied_layer()
234 get_denied_layer(&dom, &access, &layer_masks, in test_get_denied_layer()
236 KUNIT_EXPECT_EQ(test, access, LANDLOCK_ACCESS_FS_EXECUTE); in test_get_denied_layer()
238 access = LANDLOCK_ACCESS_FS_READ_FILE; in test_get_denied_layer()
240 get_denied_layer(&dom, &access, &layer_masks, in test_get_denied_layer()
[all …]
/linux/tools/perf/pmu-events/arch/x86/skylake/
H A Duncore-cache.json3 … "BriefDescription": "L3 Lookup any request that access cache and found line in E or S-state",
8 … "PublicDescription": "L3 Lookup any request that access cache and found line in E or S-state.",
13 "BriefDescription": "L3 Lookup any request that access cache and found line in I-state",
18 "PublicDescription": "L3 Lookup any request that access cache and found line in I-state.",
23 "BriefDescription": "L3 Lookup any request that access cache and found line in M-state",
28 "PublicDescription": "L3 Lookup any request that access cache and found line in M-state.",
33 "BriefDescription": "L3 Lookup any request that access cache and found line in MESI-state",
38 … "PublicDescription": "L3 Lookup any request that access cache and found line in MESI-state.",
43 … "BriefDescription": "L3 Lookup read request that access cache and found line in E or S-state",
48 … "PublicDescription": "L3 Lookup read request that access cache and found line in E or S-state.",
[all …]
/linux/tools/perf/pmu-events/arch/x86/ivytown/
H A Duncore-memory.json542 "BriefDescription": "RD_CAS Access to Rank 0; Bank 0",
551 "BriefDescription": "RD_CAS Access to Rank 0; Bank 1",
560 "BriefDescription": "RD_CAS Access to Rank 0; Bank 2",
569 "BriefDescription": "RD_CAS Access to Rank 0; Bank 3",
578 "BriefDescription": "RD_CAS Access to Rank 0; Bank 4",
587 "BriefDescription": "RD_CAS Access to Rank 0; Bank 5",
596 "BriefDescription": "RD_CAS Access to Rank 0; Bank 6",
605 "BriefDescription": "RD_CAS Access to Rank 0; Bank 7",
614 "BriefDescription": "RD_CAS Access to Rank 1; Bank 0",
623 "BriefDescription": "RD_CAS Access to Rank 1; Bank 1",
[all …]
/linux/Documentation/core-api/
H A Dunaligned-memory-access.rst14 when it comes to memory access. This document presents some details about
19 The definition of an unaligned access
26 access.
28 The above may seem a little vague, as memory access can happen in different
32 which will compile to multiple-byte memory access instructions, namely when
47 of memory access. However, we must consider ALL supported architectures;
52 Why unaligned access is bad
55 The effects of performing an unaligned memory access vary from architecture
62 happen. The exception handler is able to correct the unaligned access,
66 unaligned access to be corrected.
[all …]
/linux/tools/testing/selftests/bpf/progs/
H A Dverifier_helper_value_access.c42 __description("helper access to map: full range")
68 __description("helper access to map: partial range")
98 __description("helper access to map: empty range")
125 __description("helper access to map: possibly-empty ange")
154 __description("helper access to map: out-of-bound range")
155 __failure __msg("invalid access to map value, value_size=48 off=0 size=56")
180 __description("helper access to map: negative range")
205 __description("helper access to adjusted map (via const imm): full range")
233 __description("helper access to adjusted map (via const imm): partial range")
260 __description("helper access to adjusted map (via const imm): empty range")
[all …]
H A Dverifier_direct_packet_access.c25 __description("direct packet access: test1")
45 __description("direct packet access: test2")
80 __description("direct packet access: test3")
81 __failure __msg("invalid bpf_context access off=76")
95 __description("direct packet access: test4 (write)")
115 __description("direct packet access: test5 (pkt_end >= reg, good access)")
137 __description("direct packet access: test6 (pkt_end >= reg, bad access)")
138 __failure __msg("invalid access to packet")
159 __description("direct packet access: test7 (pkt_end >= reg, both accesses)")
160 __failure __msg("invalid access to packet")
[all …]
/linux/tools/perf/pmu-events/arch/arm64/arm/cortex-a65-e1/
H A Dcache.json153 …"PublicDescription": "Level 2 TLB last-level walk cache access. This event does not count if the M…
156 …"BriefDescription": "Level 2 TLB last-level walk cache access. This event does not count if the MM…
165 …"PublicDescription": "Level 2 TLB level-2 walk cache access. This event counts accesses to the lev…
168 …"BriefDescription": "Level 2 TLB level-2 walk cache access. This event counts accesses to the leve…
177 …he access. This event counts on each access to the IPA cache. +//0 If a single pagewalk needs to m…
180 …he access. This event counts on each access to the IPA cache. +//0 If a single pagewalk needs to m…
183 …a single pagewalk needs to make multiple accesses to the IPA cache, each access which causes a ref…
186 …a single pagewalk needs to make multiple accesses to the IPA cache, each access which causes a ref…
195 … 2 data cache access. This event occurs when a requestor outside the PE makes a coherency request …
198 … 2 data cache access. This event occurs when a requestor outside the PE makes a coherency request …
[all …]
/linux/drivers/infiniband/sw/rxe/
H A Drxe_mw.c51 struct rxe_mw *mw, struct rxe_mr *mr, int access) in rxe_check_bind_mw() argument
61 if (unlikely((access & IB_ZERO_BASED))) { in rxe_check_bind_mw()
94 if (unlikely(mr->access & IB_ZERO_BASED)) { in rxe_check_bind_mw()
100 if (unlikely(!(mr->access & IB_ACCESS_MW_BIND))) { in rxe_check_bind_mw()
102 "attempt to bind an MW to an MR without bind access\n"); in rxe_check_bind_mw()
107 if (unlikely((access & in rxe_check_bind_mw()
109 !(mr->access & IB_ACCESS_LOCAL_WRITE))) { in rxe_check_bind_mw()
111 "attempt to bind an Writable MW to an MR without local write access\n"); in rxe_check_bind_mw()
116 if (access & IB_ZERO_BASED) { in rxe_check_bind_mw()
136 struct rxe_mw *mw, struct rxe_mr *mr, int access) in rxe_do_bind_mw() argument
[all …]
/linux/tools/testing/selftests/landlock/
H A Dfs_test.c440 * (access type) confusion for this test. in test_open_rel()
541 /* Tests with denied-by-default access right. */ in TEST_F_FORK()
555 /* Test with no access. */ in TEST_F_FORK()
600 __u64 access; in TEST_F_FORK() local
612 /* Tests access rights for files. */ in TEST_F_FORK()
616 /* Tests access rights for directories. */ in TEST_F_FORK()
621 for (access = 1; access <= ACCESS_LAST; access <<= 1) { in TEST_F_FORK()
622 path_beneath_dir.allowed_access = access; in TEST_F_FORK()
627 path_beneath_file.allowed_access = access; in TEST_F_FORK()
630 if (access & ACCESS_FILE) { in TEST_F_FORK()
[all …]

12345678910>>...200