Home
last modified time | relevance | path

Searched full:mpsoc (Results 1 – 25 of 27) sorted by relevance

12

/freebsd/sys/contrib/device-tree/Bindings/reset/
H A Dxlnx,zynqmp-reset.txt2 = Zynq UltraScale+ MPSoC and Versal reset driver binding =
4 The Zynq UltraScale+ MPSoC and Versal has several different resets.
6 See Chapter 36 of the Zynq UltraScale+ MPSoC TRM (UG) for more information
13 - compatible: "xlnx,zynqmp-reset" for Zynq UltraScale+ MPSoC platform
41 For list of all valid reset indices for Zynq UltraScale+ MPSoC see
H A Dxlnx,zynqmp-reset.yaml7 title: Zynq UltraScale+ MPSoC and Versal reset
14 The Zynq UltraScale+ MPSoC and Versal has several different resets.
25 For list of all valid reset indices for Zynq UltraScale+ MPSoC
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dxlnx,zynqmp-clk.txt2 Device Tree Clock bindings for the Zynq Ultrascale+ MPSoC controlled using
3 Zynq MPSoC firmware interface
5 The clock controller is a h/w block of Zynq Ultrascale+ MPSoC clock
24 The Zynq UltraScale+ MPSoC has one primary and four alternative reference clock
/freebsd/sys/contrib/device-tree/Bindings/firmware/xilinx/
H A Dxlnx,zynqmp-firmware.txt2 Device Tree Bindings for the Xilinx Zynq MPSoC Firmware Interface
15 "xlnx,zynqmp-firmware" for Zynq Ultrascale+ MPSoC
26 Zynq Ultrascale+ MPSoC
H A Dxlnx,zynqmp-firmware.yaml23 - description: For implementations complying for Zynq Ultrascale+ MPSoC.
67 description: The ZynqMP MPSoC provides access to the hardware related data
/freebsd/sys/contrib/device-tree/Bindings/rtc/
H A Dxlnx-rtc.txt1 * Xilinx Zynq Ultrascale+ MPSoC Real Time Clock
3 RTC controller for the Xilinx Zynq MPSoC Real Time Clock
H A Dxlnx,zynqmp-rtc.yaml7 title: Xilinx Zynq Ultrascale+ MPSoC Real Time Clock
10 RTC controller for the Xilinx Zynq MPSoC Real Time Clock.
/freebsd/sys/contrib/device-tree/Bindings/fpga/
H A Dxlnx,zynqmp-pcap-fpga.yaml7 title: Xilinx Zynq Ultrascale MPSoC FPGA Manager
13 Device Tree Bindings for Zynq Ultrascale MPSoC FPGA Manager.
H A Dxlnx,zynqmp-pcap-fpga.txt1 Devicetree bindings for Zynq Ultrascale MPSoC FPGA Manager.
/freebsd/sys/contrib/device-tree/Bindings/nvmem/
H A Dxlnx,zynqmp-nvmem.yaml7 title: Zynq UltraScale+ MPSoC Non Volatile Memory interface
10 The ZynqMP MPSoC provides access to the hardware related data
H A Dxlnx,zynqmp-nvmem.txt2 = Zynq UltraScale+ MPSoC nvmem firmware driver binding =
/freebsd/sys/contrib/device-tree/Bindings/power/
H A Dxlnx,zynqmp-genpd.txt2 Device Tree Bindings for the Xilinx Zynq MPSoC PM domains
9 == Zynq MPSoC Generic PM Domain Node ==
/freebsd/sys/contrib/device-tree/Bindings/net/
H A Dcdns,macb.yaml24 - cdns,zynqmp-gem # Xilinx Zynq Ultrascale+ MPSoC
32 - xlnx,zynqmp-gem # Xilinx Zynq Ultrascale+ MPSoC
H A Dmacb.txt16 Use "cdns,zynqmp-gem" for Zynq Ultrascale+ MPSoC.
/freebsd/sys/contrib/device-tree/Bindings/serial/
H A Dcdns,uart.txt6 Use "xlnx,zynqmp-uart","cdns,uart-r1p12" for Zynq Ultrascale+ MPSoC.
H A Dcdns,uart.yaml19 - description: UART controller for Zynq Ultrascale+ MPSoC
/freebsd/sys/contrib/device-tree/Bindings/spi/
H A Dspi-zynqmp-qspi.txt1 Xilinx Zynq UltraScale+ MPSoC GQSPI controller Device Tree Bindings
H A Dspi-zynqmp-qspi.yaml7 title: Xilinx Zynq UltraScale+ MPSoC GQSPI controller
/freebsd/sys/contrib/device-tree/Bindings/power/reset/
H A Dxlnx,zynqmp-power.yaml7 title: Xilinx Zynq MPSoC Power Management
H A Dxlnx,zynqmp-power.txt2 Device Tree Bindings for the Xilinx Zynq MPSoC Power Management
/freebsd/sys/contrib/device-tree/include/dt-bindings/clock/
H A Dxlnx-zynqmp-clk.h3 * Xilinx Zynq MPSoC Firmware layer
/freebsd/sys/contrib/device-tree/Bindings/arm/
H A Dxilinx.yaml13 Xilinx boards with Zynq-7000 SOC or Zynq UltraScale+ MPSoC
/freebsd/contrib/file/magic/Magdir/
H A Dxilinx78 >>0x2C lelong !0x01010000 \b, Zynq UltraScale+ MPSoC
/freebsd/sys/contrib/device-tree/Bindings/mailbox/
H A Dxlnx,zynqmp-ipi-mailbox.yaml11 messaging between two Xilinx Zynq UltraScale+ MPSoC IPI agents. Each IPI
/freebsd/sys/contrib/device-tree/Bindings/soc/xilinx/
H A Dxilinx.yaml13 Xilinx boards with Zynq-7000 SOC or Zynq UltraScale+ MPSoC

12