Home
last modified time | relevance | path

Searched full:mo (Results 1 – 25 of 702) sorted by relevance

12345678910>>...29

/freebsd/contrib/llvm-project/compiler-rt/lib/tsan/rtl/
H A Dtsan_interface_atomic.cpp36 static bool IsLoadOrder(morder mo) { in IsLoadOrder() argument
37 return mo == mo_relaxed || mo == mo_consume in IsLoadOrder()
38 || mo == mo_acquire || mo == mo_seq_cst; in IsLoadOrder()
41 static bool IsStoreOrder(morder mo) { in IsStoreOrder() argument
42 return mo == mo_relaxed || mo == mo_release || mo == mo_seq_cst; in IsStoreOrder()
46 static bool IsReleaseOrder(morder mo) { in IsReleaseOrder() argument
50 IsAcquireOrder(morder mo) IsAcquireOrder() argument
55 IsAcqRelOrder(morder mo) IsAcqRelOrder() argument
198 to_mo(morder mo) to_mo() argument
212 NoTsanAtomicLoad(const volatile T * a,morder mo) NoTsanAtomicLoad() argument
217 NoTsanAtomicLoad(const volatile a128 * a,morder mo) NoTsanAtomicLoad() argument
224 AtomicLoad(ThreadState * thr,uptr pc,const volatile T * a,morder mo) AtomicLoad() argument
250 NoTsanAtomicStore(volatile T * a,T v,morder mo) NoTsanAtomicStore() argument
255 NoTsanAtomicStore(volatile a128 * a,a128 v,morder mo) NoTsanAtomicStore() argument
263 AtomicStore(ThreadState * thr,uptr pc,volatile T * a,T v,morder mo) AtomicStore() argument
285 AtomicRMW(ThreadState * thr,uptr pc,volatile T * a,T v,morder mo) AtomicRMW() argument
307 NoTsanAtomicExchange(volatile T * a,T v,morder mo) NoTsanAtomicExchange() argument
312 NoTsanAtomicFetchAdd(volatile T * a,T v,morder mo) NoTsanAtomicFetchAdd() argument
317 NoTsanAtomicFetchSub(volatile T * a,T v,morder mo) NoTsanAtomicFetchSub() argument
322 NoTsanAtomicFetchAnd(volatile T * a,T v,morder mo) NoTsanAtomicFetchAnd() argument
327 NoTsanAtomicFetchOr(volatile T * a,T v,morder mo) NoTsanAtomicFetchOr() argument
332 NoTsanAtomicFetchXor(volatile T * a,T v,morder mo) NoTsanAtomicFetchXor() argument
337 NoTsanAtomicFetchNand(volatile T * a,T v,morder mo) NoTsanAtomicFetchNand() argument
343 AtomicExchange(ThreadState * thr,uptr pc,volatile T * a,T v,morder mo) AtomicExchange() argument
349 AtomicFetchAdd(ThreadState * thr,uptr pc,volatile T * a,T v,morder mo) AtomicFetchAdd() argument
355 AtomicFetchSub(ThreadState * thr,uptr pc,volatile T * a,T v,morder mo) AtomicFetchSub() argument
361 AtomicFetchAnd(ThreadState * thr,uptr pc,volatile T * a,T v,morder mo) AtomicFetchAnd() argument
367 AtomicFetchOr(ThreadState * thr,uptr pc,volatile T * a,T v,morder mo) AtomicFetchOr() argument
373 AtomicFetchXor(ThreadState * thr,uptr pc,volatile T * a,T v,morder mo) AtomicFetchXor() argument
379 AtomicFetchNand(ThreadState * thr,uptr pc,volatile T * a,T v,morder mo) AtomicFetchNand() argument
384 NoTsanAtomicCAS(volatile T * a,T * c,T v,morder mo,morder fmo) NoTsanAtomicCAS() argument
390 NoTsanAtomicCAS(volatile a128 * a,a128 * c,a128 v,morder mo,morder fmo) NoTsanAtomicCAS() argument
401 NoTsanAtomicCAS(volatile T * a,T c,T v,morder mo,morder fmo) NoTsanAtomicCAS() argument
408 AtomicCAS(ThreadState * thr,uptr pc,volatile T * a,T * c,T v,morder mo,morder fmo) AtomicCAS() argument
450 AtomicCAS(ThreadState * thr,uptr pc,volatile T * a,T c,T v,morder mo,morder fmo) AtomicCAS() argument
456 NoTsanAtomicFence(morder mo) NoTsanAtomicFence() argument
460 AtomicFence(ThreadState * thr,uptr pc,morder mo) AtomicFence() argument
471 convert_morder(morder mo) convert_morder() argument
498 __tsan_atomic8_load(const volatile a8 * a,morder mo) __tsan_atomic8_load() argument
503 __tsan_atomic16_load(const volatile a16 * a,morder mo) __tsan_atomic16_load() argument
508 __tsan_atomic32_load(const volatile a32 * a,morder mo) __tsan_atomic32_load() argument
513 __tsan_atomic64_load(const volatile a64 * a,morder mo) __tsan_atomic64_load() argument
519 __tsan_atomic128_load(const volatile a128 * a,morder mo) __tsan_atomic128_load() argument
525 __tsan_atomic8_store(volatile a8 * a,a8 v,morder mo) __tsan_atomic8_store() argument
530 __tsan_atomic16_store(volatile a16 * a,a16 v,morder mo) __tsan_atomic16_store() argument
535 __tsan_atomic32_store(volatile a32 * a,a32 v,morder mo) __tsan_atomic32_store() argument
540 __tsan_atomic64_store(volatile a64 * a,a64 v,morder mo) __tsan_atomic64_store() argument
546 __tsan_atomic128_store(volatile a128 * a,a128 v,morder mo) __tsan_atomic128_store() argument
552 __tsan_atomic8_exchange(volatile a8 * a,a8 v,morder mo) __tsan_atomic8_exchange() argument
557 __tsan_atomic16_exchange(volatile a16 * a,a16 v,morder mo) __tsan_atomic16_exchange() argument
562 __tsan_atomic32_exchange(volatile a32 * a,a32 v,morder mo) __tsan_atomic32_exchange() argument
567 __tsan_atomic64_exchange(volatile a64 * a,a64 v,morder mo) __tsan_atomic64_exchange() argument
573 __tsan_atomic128_exchange(volatile a128 * a,a128 v,morder mo) __tsan_atomic128_exchange() argument
579 __tsan_atomic8_fetch_add(volatile a8 * a,a8 v,morder mo) __tsan_atomic8_fetch_add() argument
584 __tsan_atomic16_fetch_add(volatile a16 * a,a16 v,morder mo) __tsan_atomic16_fetch_add() argument
589 __tsan_atomic32_fetch_add(volatile a32 * a,a32 v,morder mo) __tsan_atomic32_fetch_add() argument
594 __tsan_atomic64_fetch_add(volatile a64 * a,a64 v,morder mo) __tsan_atomic64_fetch_add() argument
600 __tsan_atomic128_fetch_add(volatile a128 * a,a128 v,morder mo) __tsan_atomic128_fetch_add() argument
606 __tsan_atomic8_fetch_sub(volatile a8 * a,a8 v,morder mo) __tsan_atomic8_fetch_sub() argument
611 __tsan_atomic16_fetch_sub(volatile a16 * a,a16 v,morder mo) __tsan_atomic16_fetch_sub() argument
616 __tsan_atomic32_fetch_sub(volatile a32 * a,a32 v,morder mo) __tsan_atomic32_fetch_sub() argument
621 __tsan_atomic64_fetch_sub(volatile a64 * a,a64 v,morder mo) __tsan_atomic64_fetch_sub() argument
627 __tsan_atomic128_fetch_sub(volatile a128 * a,a128 v,morder mo) __tsan_atomic128_fetch_sub() argument
633 __tsan_atomic8_fetch_and(volatile a8 * a,a8 v,morder mo) __tsan_atomic8_fetch_and() argument
638 __tsan_atomic16_fetch_and(volatile a16 * a,a16 v,morder mo) __tsan_atomic16_fetch_and() argument
643 __tsan_atomic32_fetch_and(volatile a32 * a,a32 v,morder mo) __tsan_atomic32_fetch_and() argument
648 __tsan_atomic64_fetch_and(volatile a64 * a,a64 v,morder mo) __tsan_atomic64_fetch_and() argument
654 __tsan_atomic128_fetch_and(volatile a128 * a,a128 v,morder mo) __tsan_atomic128_fetch_and() argument
660 __tsan_atomic8_fetch_or(volatile a8 * a,a8 v,morder mo) __tsan_atomic8_fetch_or() argument
665 __tsan_atomic16_fetch_or(volatile a16 * a,a16 v,morder mo) __tsan_atomic16_fetch_or() argument
670 __tsan_atomic32_fetch_or(volatile a32 * a,a32 v,morder mo) __tsan_atomic32_fetch_or() argument
675 __tsan_atomic64_fetch_or(volatile a64 * a,a64 v,morder mo) __tsan_atomic64_fetch_or() argument
681 __tsan_atomic128_fetch_or(volatile a128 * a,a128 v,morder mo) __tsan_atomic128_fetch_or() argument
687 __tsan_atomic8_fetch_xor(volatile a8 * a,a8 v,morder mo) __tsan_atomic8_fetch_xor() argument
692 __tsan_atomic16_fetch_xor(volatile a16 * a,a16 v,morder mo) __tsan_atomic16_fetch_xor() argument
697 __tsan_atomic32_fetch_xor(volatile a32 * a,a32 v,morder mo) __tsan_atomic32_fetch_xor() argument
702 __tsan_atomic64_fetch_xor(volatile a64 * a,a64 v,morder mo) __tsan_atomic64_fetch_xor() argument
708 __tsan_atomic128_fetch_xor(volatile a128 * a,a128 v,morder mo) __tsan_atomic128_fetch_xor() argument
714 __tsan_atomic8_fetch_nand(volatile a8 * a,a8 v,morder mo) __tsan_atomic8_fetch_nand() argument
719 __tsan_atomic16_fetch_nand(volatile a16 * a,a16 v,morder mo) __tsan_atomic16_fetch_nand() argument
724 __tsan_atomic32_fetch_nand(volatile a32 * a,a32 v,morder mo) __tsan_atomic32_fetch_nand() argument
729 __tsan_atomic64_fetch_nand(volatile a64 * a,a64 v,morder mo) __tsan_atomic64_fetch_nand() argument
735 __tsan_atomic128_fetch_nand(volatile a128 * a,a128 v,morder mo) __tsan_atomic128_fetch_nand() argument
742 __tsan_atomic8_compare_exchange_strong(volatile a8 * a,a8 * c,a8 v,morder mo,morder fmo) __tsan_atomic8_compare_exchange_strong() argument
748 __tsan_atomic16_compare_exchange_strong(volatile a16 * a,a16 * c,a16 v,morder mo,morder fmo) __tsan_atomic16_compare_exchange_strong() argument
754 __tsan_atomic32_compare_exchange_strong(volatile a32 * a,a32 * c,a32 v,morder mo,morder fmo) __tsan_atomic32_compare_exchange_strong() argument
760 __tsan_atomic64_compare_exchange_strong(volatile a64 * a,a64 * c,a64 v,morder mo,morder fmo) __tsan_atomic64_compare_exchange_strong() argument
767 __tsan_atomic128_compare_exchange_strong(volatile a128 * a,a128 * c,a128 v,morder mo,morder fmo) __tsan_atomic128_compare_exchange_strong() argument
774 __tsan_atomic8_compare_exchange_weak(volatile a8 * a,a8 * c,a8 v,morder mo,morder fmo) __tsan_atomic8_compare_exchange_weak() argument
780 __tsan_atomic16_compare_exchange_weak(volatile a16 * a,a16 * c,a16 v,morder mo,morder fmo) __tsan_atomic16_compare_exchange_weak() argument
786 __tsan_atomic32_compare_exchange_weak(volatile a32 * a,a32 * c,a32 v,morder mo,morder fmo) __tsan_atomic32_compare_exchange_weak() argument
792 __tsan_atomic64_compare_exchange_weak(volatile a64 * a,a64 * c,a64 v,morder mo,morder fmo) __tsan_atomic64_compare_exchange_weak() argument
799 __tsan_atomic128_compare_exchange_weak(volatile a128 * a,a128 * c,a128 v,morder mo,morder fmo) __tsan_atomic128_compare_exchange_weak() argument
806 __tsan_atomic8_compare_exchange_val(volatile a8 * a,a8 c,a8 v,morder mo,morder fmo) __tsan_atomic8_compare_exchange_val() argument
812 __tsan_atomic16_compare_exchange_val(volatile a16 * a,a16 c,a16 v,morder mo,morder fmo) __tsan_atomic16_compare_exchange_val() argument
818 __tsan_atomic32_compare_exchange_val(volatile a32 * a,a32 c,a32 v,morder mo,morder fmo) __tsan_atomic32_compare_exchange_val() argument
824 __tsan_atomic64_compare_exchange_val(volatile a64 * a,a64 c,a64 v,morder mo,morder fmo) __tsan_atomic64_compare_exchange_val() argument
831 __tsan_atomic128_compare_exchange_val(volatile a128 * a,a128 c,a128 v,morder mo,morder fmo) __tsan_atomic128_compare_exchange_val() argument
837 __tsan_atomic_thread_fence(morder mo) __tsan_atomic_thread_fence() argument
840 __tsan_atomic_signal_fence(morder mo) __tsan_atomic_signal_fence() argument
[all...]
H A Dtsan_interface.h234 a8 __tsan_atomic8_load(const volatile a8 *a, morder mo);
236 a16 __tsan_atomic16_load(const volatile a16 *a, morder mo);
238 a32 __tsan_atomic32_load(const volatile a32 *a, morder mo);
240 a64 __tsan_atomic64_load(const volatile a64 *a, morder mo);
243 a128 __tsan_atomic128_load(const volatile a128 *a, morder mo);
247 void __tsan_atomic8_store(volatile a8 *a, a8 v, morder mo);
249 void __tsan_atomic16_store(volatile a16 *a, a16 v, morder mo);
251 void __tsan_atomic32_store(volatile a32 *a, a32 v, morder mo);
253 void __tsan_atomic64_store(volatile a64 *a, a64 v, morder mo);
256 void __tsan_atomic128_store(volatile a128 *a, a128 v, morder mo);
[all...]
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DMachineStableHash.cpp60 stable_hash llvm::stableHashValue(const MachineOperand &MO) { in stableHashValue() argument
61 switch (MO.getType()) { in stableHashValue()
63 if (MO.getReg().isVirtual()) { in stableHashValue()
64 const MachineRegisterInfo &MRI = MO.getParent()->getMF()->getRegInfo(); in stableHashValue()
66 for (auto &Def : MRI.def_instructions(MO.getReg())) in stableHashValue()
72 return stable_hash_combine(MO.getType(), MO.getReg(), MO.getSubReg(), in stableHashValue()
73 MO.isDef()); in stableHashValue()
75 return stable_hash_combine(MO.getType(), MO.getTargetFlags(), MO.getImm()); in stableHashValue()
78 auto Val = MO.isCImm() ? MO.getCImm()->getValue() in stableHashValue()
79 : MO.getFPImm()->getValueAPF().bitcastToAPInt(); in stableHashValue()
[all …]
H A DMachineInstrBundle.cpp61 for (MachineOperand &MO : MII->operands()) { in runOnMachineFunction()
62 if (MO.isReg() && MO.isInternalRead()) in runOnMachineFunction()
63 MO.setIsInternalRead(false); in runOnMachineFunction()
151 for (MachineOperand &MO : MII->operands()) { in finalizeBundle()
152 if (!MO.isReg()) in finalizeBundle()
154 if (MO.isDef()) { in finalizeBundle()
155 Defs.push_back(&MO); in finalizeBundle()
159 Register Reg = MO.getReg(); in finalizeBundle()
164 MO.setIsInternalRead(); in finalizeBundle()
165 if (MO.isKill()) in finalizeBundle()
[all …]
H A DDetectDeadLanes.cpp70 const MachineOperand &MO) { in isCrossCopy() argument
72 Register SrcReg = MO.getReg(); in isCrossCopy()
77 unsigned SrcSubIdx = MO.getSubReg(); in isCrossCopy()
83 if (MO.getOperandNo() == 2) in isCrossCopy()
87 unsigned OpNum = MO.getOperandNo(); in isCrossCopy()
108 void DeadLaneDetector::addUsedLanesOnOperand(const MachineOperand &MO, in addUsedLanesOnOperand() argument
110 if (!MO.readsReg()) in addUsedLanesOnOperand()
112 Register MOReg = MO.getReg(); in addUsedLanesOnOperand()
116 unsigned MOSubReg = MO.getSubReg(); in addUsedLanesOnOperand()
136 for (const MachineOperand &MO : MI.uses()) { in transferUsedLanesStep() local
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/MCTargetDesc/
H A DCSKYMCCodeEmitter.h45 unsigned getMachineOpValue(const MCInst &MI, const MCOperand &MO,
53 const MCOperand &MO = MI.getOperand(Idx); in getImmOpValue() local
54 if (MO.isImm()) in getImmOpValue()
55 return (MO.getImm() >> shift); in getImmOpValue()
57 assert(MO.isExpr() && "Unexpected MO type."); in getImmOpValue()
59 MCFixupKind Kind = getTargetFixup(MO.getExpr()); in getImmOpValue()
60 Fixups.push_back(MCFixup::create(0, MO.getExpr(), Kind, MI.getLoc())); in getImmOpValue()
91 const MCOperand &MO = MI.getOperand(Idx); in getImmShiftOpValue() local
92 assert(MO in getImmShiftOpValue()
102 const MCOperand &MO = MI.getOperand(Idx); getBranchSymbolOpValue() local
121 const MCOperand &MO = MI.getOperand(Idx); getConstpoolSymbolOpValue() local
136 const MCOperand &MO = MI.getOperand(Idx); getDataSymbolOpValue() local
150 const MCOperand &MO = MI.getOperand(Idx); getCallSymbolOpValue() local
164 const MCOperand &MO = MI.getOperand(Idx); getBareSymbolOpValue() local
[all...]
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64MCInstLower.cpp41 AArch64MCInstLower::GetGlobalAddressSymbol(const MachineOperand &MO) const { in GetGlobalAddressSymbol()
42 return GetGlobalValueSymbol(MO.getGlobal(), MO.getTargetFlags()); in GetGlobalAddressSymbol()
145 AArch64MCInstLower::GetExternalSymbolSymbol(const MachineOperand &MO) const { in GetExternalSymbolSymbol()
146 return Printer.GetExternalSymbolSymbol(MO.getSymbolName()); in GetExternalSymbolSymbol()
149 MCOperand AArch64MCInstLower::lowerSymbolOperandMachO(const MachineOperand &MO, in lowerSymbolOperandMachO() argument
154 if ((MO.getTargetFlags() & AArch64II::MO_GOT) != 0) { in lowerSymbolOperandMachO()
155 if ((MO.getTargetFlags() & AArch64II::MO_FRAGMENT) == AArch64II::MO_PAGE) in lowerSymbolOperandMachO()
157 else if ((MO.getTargetFlags() & AArch64II::MO_FRAGMENT) == in lowerSymbolOperandMachO()
162 } else if ((MO.getTargetFlags() & AArch64II::MO_TLS) != 0) { in lowerSymbolOperandMachO()
163 if ((MO.getTargetFlags() & AArch64II::MO_FRAGMENT) == AArch64II::MO_PAGE) in lowerSymbolOperandMachO()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/
H A DPPCMCCodeEmitter.cpp47 const MCOperand &MO = MI.getOperand(OpNo); in getDirectBrEncoding()
49 if (MO.isReg() || MO.isImm()) in getDirectBrEncoding()
50 return getMachineOpValue(MI, MO, Fixups, STI); in getDirectBrEncoding()
53 Fixups.push_back(MCFixup::create(0, MO.getExpr(), in getDirectBrEncoding()
157 const MCOperand &MO = MI.getOperand(OpNo); in getDispRIEncoding()
158 if (MO.isReg() || MO.isImm()) return getMachineOpValue(MI, MO, Fixups, STI); in getDispRIEncoding()
161 Fixups.push_back(MCFixup::create(0, MO in getDispRIEncoding()
45 const MCOperand &MO = MI.getOperand(OpNo); getDirectBrEncoding() local
63 const MCOperand &MO = MI.getOperand(OpNo); getCondBrEncoding() local
76 const MCOperand &MO = MI.getOperand(OpNo); getAbsDirectBrEncoding() local
89 const MCOperand &MO = MI.getOperand(OpNo); getAbsCondBrEncoding() local
111 const MCOperand &MO = MI.getOperand(OpNo); getImm16Encoding() local
124 const MCOperand &MO = MI.getOperand(OpNo); getImm34Encoding() local
153 const MCOperand &MO = MI.getOperand(OpNo); getDispRIEncoding() local
167 const MCOperand &MO = MI.getOperand(OpNo); getDispRIXEncoding() local
181 const MCOperand &MO = MI.getOperand(OpNo); getDispRIX16Encoding() local
200 const MCOperand &MO = MI.getOperand(OpNo); getDispRIHashEncoding() local
223 const MCOperand &MO = MI.getOperand(OpNo); getDispRI34PCRelEncoding() local
297 const MCOperand &MO = MI.getOperand(OpNo); getDispRI34Encoding() local
306 const MCOperand &MO = MI.getOperand(OpNo); getDispSPE8Encoding() local
316 const MCOperand &MO = MI.getOperand(OpNo); getDispSPE4Encoding() local
326 const MCOperand &MO = MI.getOperand(OpNo); getDispSPE2Encoding() local
334 const MCOperand &MO = MI.getOperand(OpNo); getTLSRegEncoding() local
357 const MCOperand &MO = MI.getOperand(OpNo+1); getTLSCallEncoding() local
367 const MCOperand &MO = MI.getOperand(OpNo); get_crbitm_encoding() local
378 getOpIdxForMO(const MCInst & MI,const MCOperand & MO) getOpIdxForMO() argument
389 getMachineOpValue(const MCInst & MI,const MCOperand & MO,SmallVectorImpl<MCFixup> & Fixups,const MCSubtargetInfo & STI) const getMachineOpValue() argument
[all...]
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCMCInstLower.cpp34 static MCSymbol *GetSymbolFromOperand(const MachineOperand &MO, in GetSymbolFromOperand() argument
36 if (MO.isGlobal()) { in GetSymbolFromOperand()
39 const GlobalValue *GV = MO.getGlobal(); in GetSymbolFromOperand()
43 assert(MO.isSymbol() && "Isn't a symbol reference"); in GetSymbolFromOperand()
47 Mangler::getNameWithPrefix(Name, MO.getSymbolName(), DL); in GetSymbolFromOperand()
54 static MCOperand GetSymbolRef(const MachineOperand &MO, const MCSymbol *Symbol, in GetSymbolRef() argument
59 unsigned access = MO.getTargetFlags(); in GetSymbolRef()
86 const MachineInstr *MI = MO.getParent(); in GetSymbolRef()
89 if (MO.getTargetFlags() == PPCII::MO_PLT) in GetSymbolRef()
91 else if (MO.getTargetFlags() == PPCII::MO_PCREL_FLAG) in GetSymbolRef()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430MCInstLower.cpp31 GetGlobalAddressSymbol(const MachineOperand &MO) const { in GetGlobalAddressSymbol()
32 switch (MO.getTargetFlags()) { in GetGlobalAddressSymbol()
37 return Printer.getSymbol(MO.getGlobal()); in GetGlobalAddressSymbol()
41 GetExternalSymbolSymbol(const MachineOperand &MO) const { in GetExternalSymbolSymbol()
42 switch (MO.getTargetFlags()) { in GetExternalSymbolSymbol()
47 return Printer.GetExternalSymbolSymbol(MO.getSymbolName()); in GetExternalSymbolSymbol()
51 GetJumpTableSymbol(const MachineOperand &MO) const { in GetJumpTableSymbol()
56 << MO.getIndex(); in GetJumpTableSymbol()
58 switch (MO.getTargetFlags()) { in GetJumpTableSymbol()
68 GetConstantPoolIndexSymbol(const MachineOperand &MO) const { in GetConstantPoolIndexSymbol()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiMCInstLower.cpp33 LanaiMCInstLower::GetGlobalAddressSymbol(const MachineOperand &MO) const { in GetGlobalAddressSymbol()
34 return Printer.getSymbol(MO.getGlobal()); in GetGlobalAddressSymbol()
38 LanaiMCInstLower::GetBlockAddressSymbol(const MachineOperand &MO) const { in GetBlockAddressSymbol()
39 return Printer.GetBlockAddressSymbol(MO.getBlockAddress()); in GetBlockAddressSymbol()
43 LanaiMCInstLower::GetExternalSymbolSymbol(const MachineOperand &MO) const { in GetExternalSymbolSymbol()
44 return Printer.GetExternalSymbolSymbol(MO.getSymbolName()); in GetExternalSymbolSymbol()
47 MCSymbol *LanaiMCInstLower::GetJumpTableSymbol(const MachineOperand &MO) const { in GetJumpTableSymbol()
51 << MO.getIndex(); in GetJumpTableSymbol()
57 LanaiMCInstLower::GetConstantPoolIndexSymbol(const MachineOperand &MO) const { in GetConstantPoolIndexSymbol()
61 << MO.getIndex(); in GetConstantPoolIndexSymbol()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kMCInstLower.cpp39 M68kMCInstLower::GetSymbolFromOperand(const MachineOperand &MO) const { in GetSymbolFromOperand()
40 assert((MO.isGlobal() || MO.isSymbol() || MO.isMBB()) && in GetSymbolFromOperand()
44 if (MO.isGlobal() && TT.isOSBinFormatELF()) in GetSymbolFromOperand()
45 return AsmPrinter.getSymbolPreferLocal(*MO.getGlobal()); in GetSymbolFromOperand()
56 if (MO.isGlobal()) { in GetSymbolFromOperand()
57 const GlobalValue *GV = MO.getGlobal(); in GetSymbolFromOperand()
59 } else if (MO.isSymbol()) { in GetSymbolFromOperand()
60 Mangler::getNameWithPrefix(Name, MO.getSymbolName(), DL); in GetSymbolFromOperand()
61 } else if (MO.isMBB()) { in GetSymbolFromOperand()
63 Sym = MO.getMBB()->getSymbol(); in GetSymbolFromOperand()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/
H A DVEMCInstLower.cpp29 const MachineOperand &MO, in LowerSymbolOperand() argument
31 VEMCExpr::VariantKind Kind = (VEMCExpr::VariantKind)MO.getTargetFlags(); in LowerSymbolOperand()
34 // Add offset iff MO is not jump table info or machine basic block. in LowerSymbolOperand()
35 if (!MO.isJTI() && !MO.isMBB() && MO.getOffset()) in LowerSymbolOperand()
37 Expr, MCConstantExpr::create(MO.getOffset(), AP.OutContext), in LowerSymbolOperand()
43 static MCOperand LowerOperand(const MachineInstr *MI, const MachineOperand &MO, in LowerOperand() argument
45 switch (MO.getType()) { in LowerOperand()
50 if (MO.isImplicit()) in LowerOperand()
52 return MCOperand::createReg(MO.getReg()); in LowerOperand()
56 MI, MO, AP.GetBlockAddressSymbol(MO.getBlockAddress()), AP); in LowerOperand()
[all …]
/freebsd/contrib/llvm-project/compiler-rt/lib/sanitizer_common/
H A Dsanitizer_atomic_clang.h26 inline void atomic_signal_fence(memory_order mo) { __atomic_signal_fence(mo); } in atomic_signal_fence() argument
28 inline void atomic_thread_fence(memory_order mo) { __atomic_thread_fence(mo); } in atomic_thread_fence() argument
39 inline typename T::Type atomic_load(const volatile T *a, memory_order mo) { in atomic_load() argument
40 DCHECK(mo == memory_order_relaxed || mo == memory_order_consume || in atomic_load()
41 mo == memory_order_acquire || mo == memory_order_seq_cst); in atomic_load()
43 return __atomic_load_n(&a->val_dont_use, mo); in atomic_load()
47 inline void atomic_store(volatile T *a, typename T::Type v, memory_order mo) { in atomic_store() argument
48 DCHECK(mo == memory_order_relaxed || mo == memory_order_release || in atomic_store()
49 mo == memory_order_seq_cst); in atomic_store()
51 __atomic_store_n(&a->val_dont_use, v, mo); in atomic_store()
[all …]
H A Dsanitizer_atomic_msvc.h72 const volatile T *a, memory_order mo) { in atomic_load() argument
73 DCHECK(mo == memory_order_relaxed || mo == memory_order_consume || in atomic_load()
74 mo == memory_order_acquire || mo == memory_order_seq_cst); in atomic_load()
78 if (mo == memory_order_relaxed) { in atomic_load()
89 inline void atomic_store(volatile T *a, typename T::Type v, memory_order mo) { in atomic_store() argument
90 DCHECK(mo == memory_order_relaxed || mo == memory_order_release || in atomic_store()
91 mo == memory_order_seq_cst); in atomic_store()
94 if (mo == memory_order_relaxed) { in atomic_store()
101 if (mo == memory_order_seq_cst) in atomic_store()
106 u32 v, memory_order mo) { in atomic_fetch_add() argument
[all …]
/freebsd/contrib/jemalloc/include/jemalloc/internal/
H A Datomic_gcc_atomic.h17 atomic_enum_to_builtin(atomic_memory_order_t mo) { in atomic_enum_to_builtin() argument
18 switch (mo) { in atomic_enum_to_builtin()
35 atomic_fence(atomic_memory_order_t mo) { in atomic_fence() argument
36 __atomic_thread_fence(atomic_enum_to_builtin(mo)); in atomic_fence()
47 atomic_memory_order_t mo) { \
49 __atomic_load(&a->repr, &result, atomic_enum_to_builtin(mo)); \
55 atomic_memory_order_t mo) { \
56 __atomic_store(&a->repr, &val, atomic_enum_to_builtin(mo)); \
61 atomic_memory_order_t mo) { \
64 atomic_enum_to_builtin(mo)); \
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/
H A DAArch64MCCodeEmitter.cpp61 unsigned getMachineOpValue(const MCInst &MI, const MCOperand &MO,
223 AArch64MCCodeEmitter::getMachineOpValue(const MCInst &MI, const MCOperand &MO, in getMachineOpValue()
226 if (MO.isReg())
227 return Ctx.getRegisterInfo()->getEncodingValue(MO.getReg());
229 assert(MO.isImm() && "did not expect relocated expression"); in getLdStUImm12OpValue()
230 return static_cast<unsigned>(MO.getImm()); in getLdStUImm12OpValue()
237 const MCOperand &MO = MI.getOperand(OpIdx); in getLdStUImm12OpValue()
240 if (MO.isImm()) in getLdStUImm12OpValue()
241 ImmVal = static_cast<uint32_t>(MO.getImm()); in getLdStUImm12OpValue()
243 assert(MO in getLdStUImm12OpValue()
217 getMachineOpValue(const MCInst & MI,const MCOperand & MO,SmallVectorImpl<MCFixup> & Fixups,const MCSubtargetInfo & STI) const getMachineOpValue() argument
231 const MCOperand &MO = MI.getOperand(OpIdx); getLdStUImm12OpValue() local
252 const MCOperand &MO = MI.getOperand(OpIdx); getAdrLabelOpValue() local
279 const MCOperand &MO = MI.getOperand(OpIdx); getAddSubImmOpValue() local
314 const MCOperand &MO = MI.getOperand(OpIdx); getCondBranchTargetOpValue() local
336 const MCOperand &MO = MI.getOperand(OpIdx); getLoadLiteralOpValue() local
365 const MCOperand &MO = MI.getOperand(OpIdx); getMoveWideImmOpValue() local
384 const MCOperand &MO = MI.getOperand(OpIdx); getTestBranchTargetOpValue() local
406 const MCOperand &MO = MI.getOperand(OpIdx); getBranchTargetOpValue() local
434 const MCOperand &MO = MI.getOperand(OpIdx); getVecShifterOpValue() local
458 const MCOperand &MO = MI.getOperand(OpIdx); getFixedPointScaleOpValue() local
467 const MCOperand &MO = MI.getOperand(OpIdx); getVecShiftR64OpValue() local
476 const MCOperand &MO = MI.getOperand(OpIdx); getVecShiftR32OpValue() local
485 const MCOperand &MO = MI.getOperand(OpIdx); getVecShiftR16OpValue() local
494 const MCOperand &MO = MI.getOperand(OpIdx); getVecShiftR8OpValue() local
503 const MCOperand &MO = MI.getOperand(OpIdx); getVecShiftL64OpValue() local
512 const MCOperand &MO = MI.getOperand(OpIdx); getVecShiftL32OpValue() local
521 const MCOperand &MO = MI.getOperand(OpIdx); getVecShiftL16OpValue() local
530 const MCOperand &MO = MI.getOperand(OpIdx); getVecShiftL8OpValue() local
613 const MCOperand &MO = MI.getOperand(OpIdx); getSVEIncDecImm() local
624 const MCOperand &MO = MI.getOperand(OpIdx); getMoveVecShifterOpValue() local
[all...]
/freebsd/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRMCInstLower.cpp26 AVRMCInstLower::lowerSymbolOperand(const MachineOperand &MO, MCSymbol *Sym, in lowerSymbolOperand() argument
28 unsigned char TF = MO.getTargetFlags(); in lowerSymbolOperand()
36 if (!MO.isJTI() && MO.getOffset()) { in lowerSymbolOperand()
38 Expr, MCConstantExpr::create(MO.getOffset(), Ctx), Ctx); in lowerSymbolOperand()
41 bool IsFunction = MO.isGlobal() && isa<Function>(MO.getGlobal()); in lowerSymbolOperand()
73 for (MachineOperand const &MO : MI.operands()) { in lowerInstruction()
76 switch (MO.getType()) { in lowerInstruction()
82 if (MO.isImplicit()) in lowerInstruction()
84 MCOp = MCOperand::createReg(MO.getReg()); in lowerInstruction()
87 MCOp = MCOperand::createImm(MO.getImm()); in lowerInstruction()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/
H A DMipsMCCodeEmitter.cpp228 const MCOperand &MO = MI.getOperand(OpNo); in encodeInstruction()
231 if (MO.isImm()) return MO.getImm() >> 2;
233 assert(MO.isExpr() &&
237 MO.getExpr(), MCConstantExpr::create(-4, Ctx), Ctx); in getBranchTargetOpValue() local
250 const MCOperand &MO = MI.getOperand(OpNo); in getBranchTargetOpValue()
253 if (MO.isImm()) return MO.getImm() >> 1;
255 assert(MO.isExpr() &&
259 MO in getBranchTargetOpValue1SImm16() local
281 const MCOperand &MO = MI.getOperand(OpNo); getBranchTargetOpValueMMR6() local
304 const MCOperand &MO = MI.getOperand(OpNo); getBranchTargetOpValueLsl2MMR6() local
327 const MCOperand &MO = MI.getOperand(OpNo); getBranchTarget7OpValueMM() local
348 const MCOperand &MO = MI.getOperand(OpNo); getBranchTargetOpValueMMPC10() local
369 const MCOperand &MO = MI.getOperand(OpNo); getBranchTargetOpValueMM() local
391 const MCOperand &MO = MI.getOperand(OpNo); getBranchTarget21OpValue() local
413 const MCOperand &MO = MI.getOperand(OpNo); getBranchTarget21OpValueMM() local
435 const MCOperand &MO = MI.getOperand(OpNo); getBranchTarget26OpValue() local
456 const MCOperand &MO = MI.getOperand(OpNo); getBranchTarget26OpValueMM() local
479 const MCOperand &MO = MI.getOperand(OpNo); getJumpOffset16OpValue() local
500 const MCOperand &MO = MI.getOperand(OpNo); getJumpTargetOpValue() local
517 const MCOperand &MO = MI.getOperand(OpNo); getJumpTargetOpValueMM() local
534 const MCOperand &MO = MI.getOperand(OpNo); getUImm5Lsl2Encoding() local
552 const MCOperand &MO = MI.getOperand(OpNo); getSImm3Lsa2Value() local
565 const MCOperand &MO = MI.getOperand(OpNo); getUImm6Lsl2Encoding() local
578 const MCOperand &MO = MI.getOperand(OpNo); getSImm9AddiuspValue() local
732 getMachineOpValue(const MCInst & MI,const MCOperand & MO,SmallVectorImpl<MCFixup> & Fixups,const MCSubtargetInfo & STI) const getMachineOpValue() argument
958 const MCOperand &MO = MI.getOperand(OpNo); getSimm19Lsl2Encoding() local
980 const MCOperand &MO = MI.getOperand(OpNo); getSimm18Lsl3Encoding() local
1003 const MCOperand &MO = MI.getOperand(OpNo); getUImm3Mod8Encoding() local
1012 const MCOperand &MO = MI.getOperand(OpNo); getUImm4AndValue() local
1123 const MCOperand &MO = MI.getOperand(OpNo); getSimm23Lsl2Encoding() local
[all...]
/freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/
H A DCSKYMCInstLower.cpp30 for (const MachineOperand &MO : MI->operands()) { in Lower() local
32 if (lowerOperand(MO, MCOp)) in Lower()
37 MCOperand CSKYMCInstLower::lowerSymbolOperand(const MachineOperand &MO, in lowerSymbolOperand() argument
42 switch (MO.getTargetFlags()) { in lowerSymbolOperand()
76 bool CSKYMCInstLower::lowerOperand(const MachineOperand &MO, in lowerOperand() argument
78 switch (MO.getType()) { in lowerOperand()
84 MCOp = MCOperand::createImm(MO.getImm()); in lowerOperand()
87 if (MO.isImplicit()) in lowerOperand()
89 MCOp = MCOperand::createReg(MO.getReg()); in lowerOperand()
93 MCSymbolRefExpr::create(MO.getMBB()->getSymbol(), Ctx)); in lowerOperand()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchMCInstLower.cpp27 static MCOperand lowerSymbolOperand(const MachineOperand &MO, MCSymbol *Sym, in lowerSymbolOperand() argument
32 switch (MO.getTargetFlags()) { in lowerSymbolOperand()
125 if (!MO.isJTI() && !MO.isMBB() && MO.getOffset()) in lowerSymbolOperand()
127 ME, MCConstantExpr::create(MO.getOffset(), Ctx), Ctx); in lowerSymbolOperand()
134 bool llvm::lowerLoongArchMachineOperandToMCOperand(const MachineOperand &MO, in lowerLoongArchMachineOperandToMCOperand() argument
137 switch (MO.getType()) { in lowerLoongArchMachineOperandToMCOperand()
143 if (MO.isImplicit()) in lowerLoongArchMachineOperandToMCOperand()
145 MCOp = MCOperand::createReg(MO.getReg()); in lowerLoongArchMachineOperandToMCOperand()
151 MCOp = MCOperand::createImm(MO.getImm()); in lowerLoongArchMachineOperandToMCOperand()
154 MCOp = lowerSymbolOperand(MO, AP.GetCPISymbol(MO.getIndex()), AP); in lowerLoongArchMachineOperandToMCOperand()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/MCTargetDesc/
H A DXtensaMCCodeEmitter.cpp57 // MO in MI. Fixups is the list of fixups against MI.
58 uint32_t getMachineOpValue(const MCInst &MI, const MCOperand &MO,
146 XtensaMCCodeEmitter::getMachineOpValue(const MCInst &MI, const MCOperand &MO, in getMachineOpValue() argument
149 if (MO.isReg()) in getMachineOpValue()
150 return Ctx.getRegisterInfo()->getEncodingValue(MO.getReg()); in getMachineOpValue()
151 if (MO.isImm()) { in getMachineOpValue()
152 uint32_t Res = static_cast<uint32_t>(MO.getImm()); in getMachineOpValue()
164 const MCOperand &MO = MI.getOperand(OpNum); in getJumpTargetEncoding() local
166 if (MO.isImm()) in getJumpTargetEncoding()
167 return MO.getImm(); in getJumpTargetEncoding()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZMCInstLower.cpp36 SystemZMCInstLower::getExpr(const MachineOperand &MO, in getExpr() argument
40 switch (MO.getType()) { in getExpr()
42 Symbol = MO.getMBB()->getSymbol(); in getExpr()
47 Symbol = AsmPrinter.getSymbol(MO.getGlobal()); in getExpr()
51 Symbol = AsmPrinter.GetExternalSymbolSymbol(MO.getSymbolName()); in getExpr()
55 Symbol = AsmPrinter.GetJTISymbol(MO.getIndex()); in getExpr()
60 Symbol = AsmPrinter.GetCPISymbol(MO.getIndex()); in getExpr()
64 Symbol = AsmPrinter.GetBlockAddressSymbol(MO.getBlockAddress()); in getExpr()
72 if (int64_t Offset = MO.getOffset()) { in getExpr()
79 MCOperand SystemZMCInstLower::lowerOperand(const MachineOperand &MO) const { in lowerOperand()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/BPF/
H A DBPFMCInstLower.cpp27 BPFMCInstLower::GetGlobalAddressSymbol(const MachineOperand &MO) const { in GetGlobalAddressSymbol()
28 return Printer.getSymbol(MO.getGlobal()); in GetGlobalAddressSymbol()
32 BPFMCInstLower::GetExternalSymbolSymbol(const MachineOperand &MO) const { in GetExternalSymbolSymbol()
33 return Printer.GetExternalSymbolSymbol(MO.getSymbolName()); in GetExternalSymbolSymbol()
36 MCOperand BPFMCInstLower::LowerSymbolOperand(const MachineOperand &MO, in LowerSymbolOperand() argument
41 if (!MO.isJTI() && MO.getOffset()) in LowerSymbolOperand()
50 for (const MachineOperand &MO : MI->operands()) { in Lower() local
52 switch (MO.getType()) { in Lower()
58 if (MO.isImplicit()) in Lower()
60 MCOp = MCOperand::createReg(MO.getReg()); in Lower()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/MCTargetDesc/
H A DSparcMCCodeEmitter.cpp68 unsigned getMachineOpValue(const MCInst &MI, const MCOperand &MO,
112 const MCOperand &MO = MI.getOperand(SymOpNo); in encodeInstruction() local
113 uint64_t op = getMachineOpValue(MI, MO, Fixups, STI); in encodeInstruction()
122 getMachineOpValue(const MCInst &MI, const MCOperand &MO, in getMachineOpValue() argument
125 if (MO.isReg()) in getMachineOpValue()
126 return Ctx.getRegisterInfo()->getEncodingValue(MO.getReg()); in getMachineOpValue()
128 if (MO.isImm()) in getMachineOpValue()
129 return MO.getImm(); in getMachineOpValue()
131 assert(MO.isExpr()); in getMachineOpValue()
132 const MCExpr *Expr = MO in getMachineOpValue()
151 const MCOperand &MO = MI.getOperand(OpNo); getSImm13OpValue() local
182 const MCOperand &MO = MI.getOperand(OpNo); getCallTargetOpValue() local
209 const MCOperand &MO = MI.getOperand(OpNo); getBranchTargetOpValue() local
222 const MCOperand &MO = MI.getOperand(OpNo); getBranchPredTargetOpValue() local
235 const MCOperand &MO = MI.getOperand(OpNo); getBranchOnRegTargetOpValue() local
[all...]

12345678910>>...29