| /linux/arch/arm64/boot/dts/ti/ |
| H A D | k3-j7200.dtsi | 3 * Device Tree Source for J7200 SoC Family 15 model = "Texas Instruments K3 J7200 SoC"; 16 compatible = "ti,j7200"; 159 #include "k3-j7200-thermal.dtsi" 163 #include "k3-j7200-main.dtsi" 164 #include "k3-j7200-mcu-wakeup.dtsi"
|
| H A D | k3-j7200-mcu-wakeup.dtsi | 3 * Device Tree Source for J7200 SoC Family MCU/WAKEUP Domain peripherals 211 compatible = "ti,j7200-padconf", "pinctrl-single"; 221 compatible = "ti,j7200-padconf", "pinctrl-single"; 230 compatible = "ti,j7200-padconf", "pinctrl-single"; 239 compatible = "ti,j7200-padconf", "pinctrl-single"; 248 compatible = "ti,j7200-padconf", "pinctrl-single"; 257 compatible = "ti,j7200-padconf", "pinctrl-single"; 610 compatible = "ti,j7200-r5fss"; 620 compatible = "ti,j7200-r5f"; 628 firmware-name = "j7200-mcu-r5f0_0-fw"; [all …]
|
| H A D | k3-j7200-common-proc-board.dts | 8 #include "k3-j7200-som-p0.dtsi" 16 compatible = "ti,j7200-evm", "ti,j7200"; 17 model = "Texas Instruments J7200 EVM"; 364 * The j7200 CPB board is identical to the CPB used for J721E, the SOMs can be 367 * main_i2c1 of J7200 is connected to the CPB i2c bus labeled as i2c3. 368 * The i2c1 of the CPB (as it is labeled) is not connected to j7200.
|
| H A D | Makefile | 115 # Boards with J7200 SoC 116 k3-j7200-evm-dtbs := k3-j7200-common-proc-board.dtb k3-j7200-evm-quad-port-eth-exp.dtbo 117 dtb-$(CONFIG_ARCH_K3) += k3-j7200-evm.dtb 118 dtb-$(CONFIG_ARCH_K3) += k3-j7200-evm-pcie1-ep.dtbo 257 k3-j7200-evm-pcie1-ep-dtbs := k3-j7200-common-proc-board.dtb \ 258 k3-j7200-evm-pcie1-ep.dtbo 326 k3-j7200-evm-pcie1-ep.dtb \
|
| H A D | k3-am68-sk-base-board-pcie1-ep.dtso | 33 compatible = "ti,j7200-pcie-ep", "ti,j721e-pcie-ep";
|
| H A D | k3-j721s2-evm-pcie1-ep.dtso | 33 compatible = "ti,j7200-pcie-ep", "ti,j721e-pcie-ep";
|
| H A D | k3-j7200-evm-pcie1-ep.dtso | 33 compatible = "ti,j7200-pcie-ep", "ti,j721e-pcie-ep";
|
| H A D | k3-j7200-evm-quad-port-eth-exp.dtso | 4 * J7200 board.
|
| H A D | k3-serdes.h | 73 /* J7200 */
|
| H A D | k3-am62l-wakeup.dtsi | 13 compatible = "ti,j7200-vtm";
|
| /linux/Documentation/devicetree/bindings/phy/ |
| H A D | ti,phy-gmii-sel.yaml | 56 - ti,j7200-cpsw5g-phy-gmii-sel 89 - ti,j7200-cpsw5g-phy-gmii-sel 103 - ti,j7200-cpsw5g-phy-gmii-sel 134 - ti,j7200-cpsw5g-phy-gmii-sel
|
| H A D | ti,phy-j721e-wiz.yaml | 20 - ti,j7200-wiz-10g 192 const: ti,j7200-wiz-10g
|
| H A D | phy-cadence-torrent.yaml | 23 - ti,j7200-serdes-10g
|
| /linux/Documentation/devicetree/bindings/pci/ |
| H A D | ti,j721e-pci-ep.yaml | 22 - description: PCIe EP controller in J7200 24 - const: ti,j7200-pcie-ep 82 - ti,j7200-pcie-ep
|
| /linux/Documentation/devicetree/bindings/arm/ti/ |
| H A D | k3.yaml | 175 - description: K3 J7200 SoC 177 - const: ti,j7200 180 - ti,j7200-evm 181 - const: ti,j7200
|
| /linux/Documentation/devicetree/bindings/sound/ |
| H A D | ti,j721e-cpb-audio.yaml | 32 Clocking setup for j7200: 41 - ti,j7200-cpb-audio 104 const: ti,j7200-cpb-audio
|
| /linux/drivers/dma/ti/ |
| H A D | Makefile | 10 k3-psil-j7200.o \
|
| H A D | k3-psil.c | 23 { .family = "J7200", .data = &j7200_ep_map },
|
| H A D | k3-psil-j7200.c | 237 .name = "j7200",
|
| /linux/Documentation/devicetree/bindings/hwlock/ |
| H A D | ti,omap-hwspinlock.yaml | 17 - ti,am654-hwspinlock # for K3 AM65x, J721E and J7200 SoCs
|
| /linux/Documentation/devicetree/bindings/net/ |
| H A D | ti,k3-am654-cpsw-nuss.yaml | 59 - ti,j7200-cpswxg-nuss 223 - ti,j7200-cpswxg-nuss
|
| /linux/Documentation/devicetree/bindings/thermal/ |
| H A D | ti,j72xx-thermal.yaml | 31 - ti,j7200-vtm
|
| /linux/Documentation/devicetree/bindings/mailbox/ |
| H A D | ti,omap-mailbox.yaml | 37 K3 AM65x, J721E and J7200 SoCs has each of these instances form a cluster and 122 - ti,am654-mailbox # for K3 AM65x, J721E and J7200 SoCs
|
| /linux/include/dt-bindings/mux/ |
| H A D | ti-serdes.h | 79 /* J7200 */
|
| /linux/Documentation/devicetree/bindings/soc/ti/ |
| H A D | ti,j721e-system-controller.yaml | 30 - ti,j7200-system-controller
|