Home
last modified time | relevance | path

Searched full:j7200 (Results 1 – 25 of 31) sorted by relevance

12

/linux/arch/arm64/boot/dts/ti/
H A Dk3-j7200.dtsi3 * Device Tree Source for J7200 SoC Family
15 model = "Texas Instruments K3 J7200 SoC";
16 compatible = "ti,j7200";
159 #include "k3-j7200-thermal.dtsi"
163 #include "k3-j7200-main.dtsi"
164 #include "k3-j7200-mcu-wakeup.dtsi"
H A Dk3-j721s2-evm-pcie1-ep.dtso33 compatible = "ti,j7200-pcie-ep", "ti,j721e-pcie-ep";
H A Dk3-j7200-evm-quad-port-eth-exp.dtso4 * J7200 board.
H A Dk3-serdes.h73 /* J7200 */
H A Dk3-j7200-som-p0.dtsi10 #include "k3-j7200.dtsi"
/linux/Documentation/devicetree/bindings/arm/ti/
H A Dk3.yaml117 - description: K3 J7200 SoC
119 - const: ti,j7200
122 - ti,j7200-evm
123 - const: ti,j7200
/linux/Documentation/devicetree/bindings/phy/
H A Dti,phy-gmii-sel.yaml56 - ti,j7200-cpsw5g-phy-gmii-sel
89 - ti,j7200-cpsw5g-phy-gmii-sel
103 - ti,j7200-cpsw5g-phy-gmii-sel
134 - ti,j7200-cpsw5g-phy-gmii-sel
H A Dti,phy-j721e-wiz.yaml20 - ti,j7200-wiz-10g
192 const: ti,j7200-wiz-10g
H A Dphy-cadence-torrent.yaml23 - ti,j7200-serdes-10g
/linux/Documentation/devicetree/bindings/pci/
H A Dti,j721e-pci-ep.yaml22 - description: PCIe EP controller in J7200
24 - const: ti,j7200-pcie-ep
82 - ti,j7200-pcie-ep
H A Dti,j721e-pci-host.yaml22 - description: PCIe controller in J7200
24 - const: ti,j7200-pcie-host
126 - ti,j7200-pcie-host
/linux/Documentation/devicetree/bindings/sound/
H A Dti,j721e-cpb-audio.yaml32 Clocking setup for j7200:
41 - ti,j7200-cpb-audio
104 const: ti,j7200-cpb-audio
/linux/Documentation/devicetree/bindings/remoteproc/
H A Dti,k3-r5f-rproc.yaml43 - ti,j7200-r5fss
71 For most SoCs (AM65x, J721E, J7200, J721s2),
73 most SoCs (AM65x, J721E, J7200, J721s2), default is LockStep mode if
119 - ti,j7200-r5f
241 - ti,j7200-r5fss
/linux/drivers/dma/ti/
H A DMakefile10 k3-psil-j7200.o \
H A Dk3-psil.c23 { .family = "J7200", .data = &j7200_ep_map },
H A Dk3-psil-j7200.c237 .name = "j7200",
/linux/Documentation/devicetree/bindings/mmc/
H A Dsdhci-am654.yaml27 - const: ti,j7200-sdhci-8bit
30 - const: ti,j7200-sdhci-4bit
/linux/Documentation/devicetree/bindings/hwlock/
H A Dti,omap-hwspinlock.yaml17 - ti,am654-hwspinlock # for K3 AM65x, J721E and J7200 SoCs
/linux/Documentation/devicetree/bindings/mailbox/
H A Dti,omap-mailbox.yaml37 K3 AM65x, J721E and J7200 SoCs has each of these instances form a cluster and
122 - ti,am654-mailbox # for K3 AM65x, J721E and J7200 SoCs
/linux/Documentation/devicetree/bindings/thermal/
H A Dti,j72xx-thermal.yaml31 - ti,j7200-vtm
/linux/include/dt-bindings/mux/
H A Dti-serdes.h79 /* J7200 */
/linux/Documentation/devicetree/bindings/soc/ti/
H A Dti,j721e-system-controller.yaml29 - ti,j7200-system-controller
/linux/drivers/soc/ti/
H A Dk3-socinfo.c53 { JTAG_ID_PARTNO_J7200, "J7200" },
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dpinctrl-single.yaml34 - ti,j7200-padconf
/linux/drivers/phy/ti/
H A Dphy-gmii-sel.c280 .compatible = "ti,j7200-cpsw5g-phy-gmii-sel",

12