Home
last modified time | relevance | path

Searched full:cmc (Results 1 – 25 of 32) sorted by relevance

12

/linux/arch/x86/kernel/acpi/
H A Dapei.c15 struct acpi_hest_ia_corrected *cmc; in arch_apei_enable_cmcff() local
18 cmc = (struct acpi_hest_ia_corrected *)hest_hdr; in arch_apei_enable_cmcff()
19 if (!cmc->enabled) in arch_apei_enable_cmcff()
27 if (!(cmc->flags & ACPI_HEST_FIRMWARE_FIRST) || in arch_apei_enable_cmcff()
28 !cmc->num_hardware_banks) in arch_apei_enable_cmcff()
33 mc_bank = (struct acpi_hest_ia_error_bank *)(cmc + 1); in arch_apei_enable_cmcff()
34 for (i = 0; i < cmc->num_hardware_banks; i++, mc_bank++) in arch_apei_enable_cmcff()
/linux/drivers/acpi/apei/
H A Dhest.c49 struct acpi_hest_ia_corrected *cmc; member
83 struct acpi_hest_ia_corrected *cmc; in hest_esrc_len() local
84 cmc = (struct acpi_hest_ia_corrected *)hest_hdr; in hest_esrc_len()
85 len = sizeof(*cmc) + cmc->num_hardware_banks * in hest_esrc_len()
87 mces.cmc = cmc; in hest_esrc_len()
122 if (mces.cmc && mces.cmc->flags & ACPI_HEST_GHES_ASSIST && in is_ghes_assist_struct()
123 related_source_id == mces.cmc->header.source_id) in is_ghes_assist_struct()
/linux/arch/arm/boot/dts/ti/davinci/
H A Dda850-enbw-cmc.dts3 * Device Tree for AM1808 EnBW CMC board
12 compatible = "enbw,cmc", "ti,da850";
13 model = "EnBW CMC";
H A DMakefile4 da850-enbw-cmc.dtb \
/linux/Documentation/devicetree/bindings/arm/ti/
H A Dti,davinci.yaml23 - enbw,cmc # EnBW AM1808 based CMC board
/linux/Documentation/networking/devlink/
H A Dsfc.rst25 * - ``fw.mgmt.cmc``
28 control units, this is the CMC control unit's firmware version.
/linux/drivers/scsi/aic7xxx/
H A Daic79xx.reg688 * CMC Receive Message 0
735 * CMC Receive Message 1
780 * CMC Receive Message 2
819 * CMC Receive Message 3
857 * CMC Sequencer Byte Count
904 * CMC Split Status 0
950 * CMC Split Status 1
1188 * CMC PCI Status
2894 * CMC SCB Array Count
2895 * Number of bytes to transfer between CMC SCB memory and SCBRAM.
[all …]
H A Daic79xx_pci.c741 "CMC",
749 "CMC",
/linux/drivers/iio/potentiometer/
H A Dmcp41010.c5 * Copyright (c) 2018 Chris Coffey <cmc@babblebit.net>
200 MODULE_AUTHOR("Chris Coffey <cmc@babblebit.net>");
/linux/arch/arm/mach-davinci/
H A Dda8xx-dt.c22 "enbw,cmc",
/linux/Documentation/devicetree/bindings/iio/potentiometer/
H A Dmicrochip,mcp41010.yaml10 - Chris Coffey <cmc@babblebit.net>
/linux/drivers/net/ethernet/sfc/
H A Defx_devlink.h21 #define EFX_DEVLINK_INFO_VERSION_FW_MGMT_CMC "fw.mgmt.cmc"
H A Dmcdi_pcol.h2354 * firmware version fields refer to NMC firmware, while CMC firmware data is in
2355 * dedicated CMC fields. Flags indicate which data is present in the response
2455 /* The CMC firmware version as four numbers - a.b.c.d */
2459 /* CMC firmware build date (as 64-bit Unix timestamp) */
2493 * firmware version fields refer to NMC firmware, while CMC firmware data is in
2494 * dedicated CMC fields. Flags indicate which data is present in the response
2594 /* The CMC firmware version as four numbers - a.b.c.d */
2598 /* CMC firmware build date (as 64-bit Unix timestamp) */
2740 /* The CMC firmware version as four numbers - a.b.c.d */
2744 /* CMC firmware build date (as 64-bit Unix timestamp) */
[all …]
/linux/tools/perf/pmu-events/arch/x86/amdzen1/
H A Dcache.json58 …LS). The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying co…
64 …nse. The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying co…
/linux/Documentation/devicetree/bindings/clock/
H A Dimx7ulp-scg-clock.yaml15 modules, and Core Mode Controller (CMC)1 blocks
H A Dimx7ulp-pcc-clock.yaml15 modules, and Core Mode Controller (CMC)1 blocks
/linux/tools/perf/pmu-events/arch/x86/amdzen2/
H A Dcache.json298 …LS). The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying co…
304 …nse. The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying co…
/linux/tools/perf/pmu-events/arch/x86/amdzen3/
H A Dcache.json304 …LS). The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying co…
310 …nse. The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying co…
/linux/arch/arm64/include/asm/
H A Dacpi.h167 * IA-32 Architecture Corrected Machine Check (CMC) Firmware-First mode
/linux/drivers/firewire/
H A Dinit_ohci1394_dma.c111 bus_options |= 0x60000000; /* Enable CMC and ISC */ in init_ohci1394_initialize()
/linux/drivers/gpio/
H A Dgpio-sch.c357 * GPIO7 is configured by the CMC as SLPIOVR in sch_gpio_probe()
/linux/drivers/iio/adc/
H A Dad7949.c4 * Copyright (C) 2018 CMC NV
/linux/arch/x86/kernel/cpu/mce/
H A Dseverity.c107 * known AO MCACODs reported via MCE or CMC:
/linux/drivers/net/dsa/mv88e6xxx/
H A Dglobal1_vtu.c6 * Copyright (c) 2015 CMC Electronics, Inc.
/linux/tools/perf/pmu-events/arch/x86/broadwellde/
H A Duncore-interconnect.json608 "EventName": "UNC_U_U2C_EVENTS.CMC",

12