Home
last modified time | relevance | path

Searched +full:artpec +full:- +full:9 (Results 1 – 7 of 7) sorted by relevance

/linux/include/dt-bindings/clock/
H A Daxis,artpec6-clkctrl.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * ARTPEC-6 clock controller indexes
20 #define ARTPEC6_CLK_I2S_HST 9
H A Daxis,artpec8-clk.h1 /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
8 * Device Tree binding constants for ARTPEC-8 clock controller.
23 #define CLK_FOUT_AUDIO_PLL 9
74 #define CLK_DOUT_CPUCL_PCLK 9
92 #define CLK_DOUT_FSYS_EQOS_INT125 9
148 #define CLK_DOUT_PERI_PCLK 9
/linux/Documentation/devicetree/bindings/pinctrl/
H A Daxis,artpec6-pinctrl.txt1 Axis ARTPEC-6 Pin Controller
4 - compatible: "axis,artpec6-pinctrl".
5 - reg: Should contain the register physical address and length for the pin
15 Required subnode-properties:
16 - function: Function to mux.
17 - groups: Name of the pin group to use for the function above.
49 Optional subnode-properties (see pinctrl-bindings.txt):
50 - drive-strength: 4, 6, 8, 9 mA. For SD and NAND pins, this is for 3.3V VCCQ3.
51 - bias-pull-up
52 - bias-disable
[all …]
/linux/drivers/clk/samsung/
H A Dclk-artpec8.c1 // SPDX-License-Identifier: GPL-2.0-only
8 * Common Clock Framework support for ARTPEC-8 SoC.
11 #include <linux/clk-provider.h>
13 #include <dt-bindings/clock/axis,artpec8-clk.h>
16 #include "clk-exynos-arm64.h"
316 "mout_clkcmu_fsys_ip", CLK_CON_DIV_CLKCMU_FSYS_IP, 0, 9),
687 CLK_CON_DIV_CLK_FSYS_OTP_MEM, 0, 9),
842 CLK_OF_DECLARE(artpec8_clk_cmu_imem, "axis,artpec8-cmu-imem", artpec8_clk_cmu_imem_init);
992 * artpec8_cmu_probe - Probe function for ARTPEC platform clocks
995 * Configure clock hierarchy for clock domains of ARTPEC platform
[all …]
/linux/drivers/pinctrl/
H A Dpinctrl-artpec6.c2 * Driver for the Axis ARTPEC-6 pin controller
18 #include <linux/pinctrl/pinconf-generic.h>
24 #include "pinctrl-utils.h"
52 #define ARTPEC6_DRIVE_9mA 9
91 PINCTRL_PIN(9, "GPIO9"),
186 static const unsigned int i2s0_pins0[] = { 8, 9, 10, 11 };
294 .num_pins = ARRAY_SIZE(uart0_pins1) - 2,
360 .num_pins = ARRAY_SIZE(uart5_pins0) - 1,
401 { 0, 35, 0x0 }, /* 0x0 - 0x8c */
402 { 36, 52, 0x100 }, /* 0x100 - 0x140 */
[all …]
/linux/arch/arm/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0
50 # https://github.com/llvm/llvm-project/commit/d130f402642fba3d065aacb506cb061c899558de
168 The ARM series is a line of low-power-consumption RISC chip designs
170 handhelds such as the Compaq IPAQ. ARM-based PCs are no longer
171 manufactured, but legacy ARM-based PC hardware remains popular in
179 relocations. The combined range is -/+ 256 MiB, which is usually
191 range 4 9
272 Patch phys-to-virt and virt-to-phys translation functions at
276 This can only be used with non-XIP MMU kernels where the base
322 bool "MMU-based Paged Memory Management Support"
[all …]
/linux/
H A DMAINTAINERS5 ---------------------------------------------------
21 W: *Web-page* with status/info
23 B: URI for where to file *bugs*. A web-page with detailed bug
28 patches to the given subsystem. This is either an in-tree .rst file
30 See Documentation/maintainer/maintainer-entry-profile.rst for details.
47 N: [^a-z]tegra all files whose path contains tegra
65 ----------------
90 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS)
92 L: linux-scsi@vger.kernel.org
95 F: drivers/scsi/3w-*
[all …]