Home
last modified time | relevance | path

Searched full:ahb0 (Results 1 – 16 of 16) sorted by relevance

/linux/drivers/clk/sunxi-ng/
H A Dccu-sun9i-a80.c270 .hw.init = CLK_HW_INIT_PARENTS("ahb0",
712 /* AHB0 bus gates */
713 static SUNXI_CCU_GATE(bus_fd_clk, "bus-fd", "ahb0",
715 static SUNXI_CCU_GATE(bus_ve_clk, "bus-ve", "ahb0",
717 static SUNXI_CCU_GATE(bus_gpu_ctrl_clk, "bus-gpu-ctrl", "ahb0",
719 static SUNXI_CCU_GATE(bus_ss_clk, "bus-ss", "ahb0",
721 static SUNXI_CCU_GATE(bus_mmc_clk, "bus-mmc", "ahb0",
723 static SUNXI_CCU_GATE(bus_nand0_clk, "bus-nand0", "ahb0",
725 static SUNXI_CCU_GATE(bus_nand1_clk, "bus-nand1", "ahb0",
727 static SUNXI_CCU_GATE(bus_sdram_clk, "bus-sdram", "ahb0",
[all …]
H A Dccu-sun8i-r.c53 static CLK_FIXED_FACTOR_HW(ahb0_clk, "ahb0", &ar100_clk.common.hw, 1, 1, 0);
55 static SUNXI_CCU_M(apb0_clk, "apb0", "ahb0", 0x0c, 0, 2, 0);
/linux/Documentation/devicetree/bindings/mfd/
H A Dallwinner,sun8i-a23-prcm.yaml133 ahb0: ahb0_clk {
139 clock-output-names = "ahb0";
145 clocks = <&ahb0>;
/linux/Documentation/devicetree/bindings/clock/
H A Dallwinner,sun9i-a80-ahb-clk.yaml49 clock-output-names = "ahb0";
H A Dallwinner,sun4i-a10-gates-clk.yaml32 - const: allwinner,sun9i-a80-ahb0-gates-clk
/linux/arch/arm/boot/dts/allwinner/
H A Dsun8i-a23-a33.dtsi745 ahb0: ahb0-clk { label
751 clock-output-names = "ahb0";
757 clocks = <&ahb0>;
H A Dsun6i-a31.dtsi1330 ahb0: ahb0-clk { label
1336 clock-output-names = "ahb0";
1342 clocks = <&ahb0>;
/linux/Documentation/devicetree/bindings/dma/
H A Darm-pl08x.yaml134 /* Bus interface AHB1 (AHB0) is totally tilted */
/linux/drivers/clk/sunxi/
H A Dclk-simple-gates.c127 CLK_OF_DECLARE(sun9i_a80_ahb0, "allwinner,sun9i-a80-ahb0-gates-clk",
H A Dclk-sun9i-core.c149 * sun9i_a80_get_ahb_factors() - calculates p factor for AHB0/1/2
/linux/arch/arm/boot/dts/gemini/
H A Dgemini.dtsi420 /* Bus interface AHB1 (AHB0) is totally tilted */
/linux/drivers/clk/ingenic/
H A Dx1830-cgu.c246 "ahb0", CGU_CLK_MUX | CGU_CLK_DIV,
H A Dx1000-cgu.c309 "ahb0", CGU_CLK_MUX | CGU_CLK_DIV,
H A Djz4780-cgu.c365 "ahb0", CGU_CLK_MUX | CGU_CLK_DIV,
/linux/drivers/clk/starfive/
H A Dclk-starfive-jh7110-sys.c56 JH71X0_GATE(JH7110_SYSCLK_AHB0, "ahb0", CLK_IS_CRITICAL, JH7110_SYSCLK_STG_AXIAHB),
/linux/drivers/dma/
H A Damba-pl08x.c2739 (val & BIT(9)) ? "AHB0 and AHB1" : "AHB0", in pl08x_probe()