| /linux/tools/testing/selftests/drivers/net/mlxsw/ |
| H A D | sch_offload.sh | 251 with_tbf 811: "parent 81:1" \
260 with_tbf 811: "parent 81:1" \
261 with_bfifo 8111: "parent 811:1" \
|
| /linux/arch/arm/boot/dts/nxp/imx/ |
| H A D | imx6dl-tx6u-81xx-mb7.dts | 7 #include "imx6dl-tx6u-811x.dts"
|
| H A D | imx6dl-tx6u-811x.dts | 12 model = "Ka-Ro electronics TX6U-811x Module";
|
| H A D | Makefile | 146 imx6dl-tx6u-811x.dtb \
|
| /linux/Documentation/devicetree/bindings/media/ |
| H A D | renesas,vin.yaml | 293 clocks = <&cpg CPG_MOD 811>;
295 resets = <&cpg 811>;
|
| /linux/drivers/clk/renesas/ |
| H A D | r8a7792-cpg-mssr.c | 117 DEF_MOD("vin0", 811, R8A7792_CLK_ZG),
|
| H A D | r8a7745-cpg-mssr.c | 134 DEF_MOD("vin0", 811, R8A7745_CLK_ZG),
|
| H A D | r8a77980-cpg-mssr.c | 174 DEF_MOD("vin0", 811, R8A77980_CLK_S2D1),
|
| H A D | r8a7794-cpg-mssr.c | 143 DEF_MOD("vin0", 811, R8A7794_CLK_ZG),
|
| H A D | r8a7791-cpg-mssr.c | 154 DEF_MOD("vin0", 811, R8A7791_CLK_ZG),
|
| H A D | r8a7790-cpg-mssr.c | 163 DEF_MOD("vin0", 811, R8A7790_CLK_ZG),
|
| H A D | r8a7742-cpg-mssr.c | 151 DEF_MOD("vin0", 811, R8A7742_CLK_ZG),
|
| H A D | r8a7743-cpg-mssr.c | 142 DEF_MOD("vin0", 811, R8A7743_CLK_ZG),
|
| H A D | r8a774b1-cpg-mssr.c | 197 DEF_MOD("vin0", 811, R8A774B1_CLK_S0D2),
|
| H A D | r8a774e1-cpg-mssr.c | 209 DEF_MOD("vin0", 811, R8A774E1_CLK_S0D2),
|
| H A D | r8a77965-cpg-mssr.c | 221 DEF_MOD("vin0", 811, R8A77965_CLK_S0D2),
|
| H A D | r8a774a1-cpg-mssr.c | 202 DEF_MOD("vin0", 811, R8A774A1_CLK_S0D2),
|
| H A D | r8a7795-cpg-mssr.c | 235 DEF_MOD("vin0", 811, R8A7795_CLK_S0D2),
|
| H A D | r8a7796-cpg-mssr.c | 223 DEF_MOD("vin0", 811, R8A7796_CLK_S0D2),
|
| /linux/arch/arm/tools/ |
| H A D | mach-types | 168 micro9 MACH_MICRO9 MICRO9 811
|
| /linux/Documentation/admin-guide/media/ |
| H A D | saa7134-cardlist.rst | 770 - Sensoray 811/911
|
| /linux/arch/arm/boot/dts/renesas/ |
| H A D | r8a7792.dtsi | 796 clocks = <&cpg CPG_MOD 811>;
798 resets = <&cpg 811>;
|
| H A D | r8a77470.dtsi | 845 clocks = <&cpg CPG_MOD 811>;
847 resets = <&cpg 811>;
|
| /linux/include/dt-bindings/gce/ |
| H A D | mt8195-gce.h | 683 #define CMDQ_EVENT_SUBB_IMGO_R1_LOW_LATENCY_LINE_CNT_INT 811
|
| /linux/include/dt-bindings/mailbox/ |
| H A D | mediatek,mt8188-gce.h | 735 #define CMDQ_EVENT_VDEC_SOC_EVENT_11 811
|