/linux/drivers/staging/media/ipu3/ |
H A D | ipu3-tables.c | 1 // SPDX-License-Identifier: GPL-2.0 4 #include "ipu3-tables.h" 24 .even = { { 0, 3, 122, 7, 3, 0, 0 }, 25 { 0, 0, 122, 7, 7, -1, 0 }, 26 { 0, -3, 122, 7, 10, -1, 0 }, 27 { 0, -5, 121, 7, 14, -2, 0 }, 28 { 0, -7, 120, 7, 18, -3, 0 }, 29 { 0, -9, 118, 7, 23, -4, 0 }, 30 { 0, -11, 116, 7, 27, -4, 0 }, 31 { 0, -12, 113, 7, 32, -5, 0 }, [all …]
|
/linux/arch/arm/mach-rpc/ |
H A D | irq.c | 1 // SPDX-License-Identifier: GPL-2.0 56 0, 0, 1, 0, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3, 57 4, 0, 1, 0, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3, 60 6, 6, 6, 6, 6, 6, 6, 6, 3, 3, 3, 3, 3, 3, 3, 3, 61 6, 6, 6, 6, 6, 6, 6, 6, 3, 3, 3, 3, 3, 3, 3, 3, 64 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 65 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 66 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 67 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 68 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, [all …]
|
/linux/drivers/gpu/drm/i915/display/ |
H A D | intel_qp_tables.c | 1 // SPDX-License-Identifier: MIT 43 { 3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 45 { 3, 3, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 47 { 5, 4, 4, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 2, 1, 1, 1, 1, 1, 1, 1, 1, 49 { 5, 4, 4, 4, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 2, 1, 1, 1, 1, 1, 1, 1, 51 { 5, 5, 4, 4, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 2, 2, 2, 1, 1, 1, 1, 1, 53 { 5, 5, 4, 4, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 55 { 5, 5, 4, 4, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 57 { 6, 5, 5, 4, 4, 4, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 58 3, 3, 3, 2, 2, 1, 1, 1, 1, 1, 1, 0, 0, 0 }, [all …]
|
/linux/drivers/pinctrl/sunplus/ |
H A D | sppctl_sp7021.c | 1 // SPDX-License-Identifier: GPL-2.0 18 D_PIS(0, 0), D_PIS(0, 1), D_PIS(0, 2), D_PIS(0, 3), 19 D_PIS(0, 4), D_PIS(0, 5), D_PIS(0, 6), D_PIS(0, 7), 20 D_PIS(1, 0), D_PIS(1, 1), D_PIS(1, 2), D_PIS(1, 3), 21 D_PIS(1, 4), D_PIS(1, 5), D_PIS(1, 6), D_PIS(1, 7), 22 D_PIS(2, 0), D_PIS(2, 1), D_PIS(2, 2), D_PIS(2, 3), 23 D_PIS(2, 4), D_PIS(2, 5), D_PIS(2, 6), D_PIS(2, 7), 24 D_PIS(3, 0), D_PIS(3, 1), D_PIS(3, 2), D_PIS(3, 3), 25 D_PIS(3, 4), D_PIS(3, 5), D_PIS(3, 6), D_PIS(3, 7), 26 D_PIS(4, 0), D_PIS(4, 1), D_PIS(4, 2), D_PIS(4, 3), [all …]
|
/linux/arch/sh/include/mach-common/mach/ |
H A D | sh2007.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 11 #define BUS_SZ32 3 16 #define PCMCIA_IO16 3 20 #define PCMCIA_ATTR16 7 25 /* write-read/write-write delay (0-7:0,1,2,3,4,5,6,7) */ 27 #define IWW6 3 28 /* different area, read-write delay (0-7:0,1,2,3,4,5,6,7) */ 31 /* same area, read-write delay (0-7:0,1,2,3,4,5,6,7) */ 34 /* different area, read-read delay (0-7:0,1,2,3,4,5,6,7) */ 37 /* same area, read-read delay (0-7:0,1,2,3,4,5,6,7) */ [all …]
|
/linux/arch/riscv/boot/dts/sophgo/ |
H A D | sg2042.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 6 /dts-v1/; 7 #include <dt-bindings/clock/sophgo,sg2042-clkgen.h> 8 #include <dt-bindings/clock/sophgo,sg2042-pll.h> 9 #include <dt-bindings/clock/sophgo,sg2042-rpgate.h> 10 #include <dt-bindings/interrupt-controller/irq.h> 11 #include <dt-bindings/reset/sophgo,sg2042-reset.h> 13 #include "sg2042-cpus.dtsi" 17 #address-cells = <2>; 18 #size-cells = <2>; [all …]
|
/linux/Documentation/userspace-api/media/v4l/ |
H A D | pixfmt-rgb.rst | 1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later 3 .. _pixfmt-rgb: 22 (including capture queues of mem-to-mem devices) fill the alpha component in 25 but can set the alpha bit to a user-configurable value, the 26 :ref:`V4L2_CID_ALPHA_COMPONENT <v4l2-alpha-component>` control is used to 31 :ref:`Output <output>` devices (including output queues of mem-to-mem devices 44 - In all the tables that follow, bit 7 is the most significant bit in a byte. 45 - 'r', 'g' and 'b' denote bits of the red, green and blue components 54 based on the order of the RGB components as seen in a 8-, 16- or 32-bit word, 57 for each component. For instance, the RGB565 format stores a pixel in a 16-bit [all …]
|
H A D | pixfmt-srggb10-ipu3.rst | 1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later 3 .. _v4l2-pix-fmt-ipu3-sbggr10: 4 .. _v4l2-pix-fmt-ipu3-sgbrg10: 5 .. _v4l2-pix-fmt-ipu3-sgrbg10: 6 .. _v4l2-pix-fmt-ipu3-srggb10: 13 10-bit Bayer formats 24 In other respects this format is similar to :ref:`V4L2-PIX-FMT-SRGGB10`. 36 .. flat-table:: 38 * - start + 0: 39 - B\ :sub:`0000low` [all …]
|
H A D | subdev-formats.rst | 1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later 3 .. _v4l2-mbus-format: 14 .. flat-table:: struct v4l2_mbus_framefmt 15 :header-rows: 0 16 :stub-columns: 0 19 * - __u32 20 - ``width`` 21 - Image width in pixels. 22 * - __u32 23 - ``height`` [all …]
|
/linux/arch/arm64/include/asm/ |
H A D | sysreg.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 14 #include <linux/kasan-tags.h> 16 #include <asm/gpr-num.h> 22 * [20-19] : Op0 23 * [18-16] : Op1 24 * [15-12] : CRn 25 * [11-8] : CRm 26 * [7-5] : Op2 83 * As per Arm ARM for v8-A, Section "C.5.1.3 op0 == 0b00, architectural hints, 96 #define PSTATE_UAO pstate_field(0, 3) [all …]
|
/linux/arch/arm/boot/dts/samsung/ |
H A D | exynos5422-odroidxu3-lite.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Hardkernel Odroid XU3-Lite board device tree source 11 /dts-v1/; 12 #include "exynos5422-odroidxu3-common.dtsi" 13 #include "exynos5422-odroidxu3-audio.dtsi" 14 #include "exynos54xx-odroidxu-leds.dtsi" 18 compatible = "hardkernel,odroid-xu3-lite", "samsung,exynos5800", "samsung,exynos5"; 34 samsung,asv-bin = <2>; 38 * Odroid XU3-Lite board uses SoC revision with lower maximum frequencies 43 /delete-node/opp-2000000000; [all …]
|
/linux/arch/alpha/lib/ |
H A D | fls.c | 1 // SPDX-License-Identifier: GPL-2.0 9 /* This is fls(x)-1, except zero is held to zero. This allows most 18 3, 3, 3, 3, 3, 3, 3, 3, 29 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 30 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 31 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 32 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 33 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 34 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 35 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, [all …]
|
/linux/Documentation/input/devices/ |
H A D | elantech.rst | 4 Copyright (C) 2007-2008 Arjan Opmeer <arjan@opmeer.net> 17 3. Differentiating hardware versions 25 5.2.1 Parity checking and packet re-synchronization 27 5.2.3 Two finger touch 28 6. Hardware version 3 33 7. Hardware version 4 38 7.2.3 Motion packet 39 8. Trackpoint (for Hardware version 3 and 4) 50 hardware versions unimaginatively called version 1,version 2, version 3 54 and width of the touch. Hardware version 3 uses 6 bytes per packet (and [all …]
|
/linux/tools/perf/pmu-events/arch/x86/meteorlake/ |
H A D | pipeline.json | 4 "Counter": "0,1,2,3,4,5,6,7", 14 "Counter": "0,1,2,3,4,5,6,7", 18 …y executing divide or square root operations. Accounts for integer and floating-point operations.", 25 "Counter": "0,1,2,3,4,5,6,7", 35 "Counter": "0,1,2,3,4,5,6,7", 45 "Counter": "0,1,2,3,4,5,6,7", 54 "Counter": "0,1,2,3,4,5,6,7", 64 "Counter": "0,1,2,3,4,5,6,7", 73 "Counter": "0,1,2,3,4,5,6,7", 84 "Counter": "0,1,2,3,4,5,6,7", [all …]
|
/linux/drivers/gpu/drm/display/ |
H A D | drm_dsc_helper.c | 1 // SPDX-License-Identifier: MIT 35 * drm_dsc_dp_pps_header_init() - Initializes the PPS Header 49 pps_header->HB1 = DP_SDP_PPS; in drm_dsc_dp_pps_header_init() 50 pps_header->HB2 = DP_SDP_PPS_HEADER_PAYLOAD_BYTES_MINUS_1; in drm_dsc_dp_pps_header_init() 55 * drm_dsc_dp_rc_buffer_size - get rc buffer size in bytes 57 * @rc_buffer_size: number of blocks - 1, according to DPCD offset 63h 82 * drm_dsc_pps_payload_pack() - Populates the DSC PPS 110 pps_payload->dsc_version = in drm_dsc_pps_payload_pack() 111 dsc_cfg->dsc_version_minor | in drm_dsc_pps_payload_pack() 112 dsc_cfg->dsc_version_major << DSC_PPS_VERSION_MAJOR_SHIFT; in drm_dsc_pps_payload_pack() [all …]
|
/linux/tools/perf/pmu-events/arch/x86/graniterapids/ |
H A D | pipeline.json | 4 "Counter": "0,1,2,3,4,5,6,7", 8 …y executing divide or square root operations. Accounts for integer and floating-point operations.", 14 "Counter": "0,1,2,3,4,5,6,7", 23 "Counter": "0,1,2,3,4,5,6,7", 32 "Counter": "0,1,2,3,4,5,6,7", 41 "Counter": "0,1,2,3,4,5,6,7", 51 "Counter": "0,1,2,3,4,5,6,7", 61 "Counter": "0,1,2,3,4,5,6,7", 71 "Counter": "0,1,2,3,4,5,6,7", 81 "Counter": "0,1,2,3,4,5,6,7", [all …]
|
/linux/tools/perf/pmu-events/arch/x86/emeraldrapids/ |
H A D | pipeline.json | 4 "Counter": "0,1,2,3,4,5,6,7", 14 "Counter": "0,1,2,3,4,5,6,7", 18 …y executing divide or square root operations. Accounts for integer and floating-point operations.", 24 "Counter": "0,1,2,3,4,5,6,7", 34 "Counter": "0,1,2,3,4,5,6,7", 43 "Counter": "0,1,2,3,4,5,6,7", 53 "Counter": "0,1,2,3,4,5,6,7", 62 "Counter": "0,1,2,3,4,5,6,7", 71 "Counter": "0,1,2,3,4,5,6,7", 81 "Counter": "0,1,2,3,4,5,6,7", [all …]
|
/linux/tools/perf/pmu-events/arch/x86/sapphirerapids/ |
H A D | pipeline.json | 4 "Counter": "0,1,2,3,4,5,6,7", 14 "Counter": "0,1,2,3,4,5,6,7", 18 …y executing divide or square root operations. Accounts for integer and floating-point operations.", 24 "Counter": "0,1,2,3,4,5,6,7", 34 "Counter": "0,1,2,3,4,5,6,7", 43 "Counter": "0,1,2,3,4,5,6,7", 53 "Counter": "0,1,2,3,4,5,6,7", 62 "Counter": "0,1,2,3,4,5,6,7", 71 "Counter": "0,1,2,3,4,5,6,7", 81 "Counter": "0,1,2,3,4,5,6,7", [all …]
|
/linux/include/linux/mfd/da9062/ |
H A D | registers.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 3 * Copyright (C) 2015-2017 Dialog Semiconductor 159 #define DA9062AA_REVERT_SHIFT 7 160 #define DA9062AA_REVERT_MASK BIT(7) 175 #define DA9062AA_GPI3_SHIFT 3 176 #define DA9062AA_GPI3_MASK BIT(3) 187 #define DA9062AA_LDO4_ILIM_SHIFT 3 188 #define DA9062AA_LDO4_ILIM_MASK BIT(3) 197 #define DA9062AA_VDD_START_SHIFT 3 198 #define DA9062AA_VDD_START_MASK BIT(3) [all …]
|
/linux/arch/alpha/include/asm/ |
H A D | xor.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 3 * include/asm-alpha/xor.h 5 * Optimized RAID-5 checksumming functions for alpha EV5 and EV6 48 .align 3 \n\ 58 ldq $3,8($18) \n\ 63 ldq $7,24($18) \n\ 73 xor $0,$1,$0 # 7 cycles from $1 load \n\ 76 xor $2,$3,$2 \n\ 81 xor $6,$7,$6 \n\ 103 .align 3 \n\ [all …]
|
/linux/tools/perf/pmu-events/arch/x86/sierraforest/ |
H A D | pipeline.json | 4 "Counter": "0,1,2,3,4,5,6,7", 13 "Counter": "0,1,2,3,4,5,6,7", 21 "Counter": "0,1,2,3,4,5,6,7", 29 "Counter": "0,1,2,3,4,5,6,7", 37 "Counter": "0,1,2,3,4,5,6,7", 45 "Counter": "0,1,2,3,4,5,6,7", 53 "Counter": "0,1,2,3,4,5,6,7", 61 "Counter": "0,1,2,3,4,5,6,7", 70 "Counter": "0,1,2,3,4,5,6,7", 78 "Counter": "0,1,2,3,4,5,6,7", [all …]
|
/linux/tools/perf/pmu-events/arch/x86/grandridge/ |
H A D | pipeline.json | 4 "Counter": "0,1,2,3,4,5,6,7", 13 "Counter": "0,1,2,3,4,5,6,7", 21 "Counter": "0,1,2,3,4,5,6,7", 29 "Counter": "0,1,2,3,4,5,6,7", 37 "Counter": "0,1,2,3,4,5,6,7", 45 "Counter": "0,1,2,3,4,5,6,7", 53 "Counter": "0,1,2,3,4,5,6,7", 61 "Counter": "0,1,2,3,4,5,6,7", 70 "Counter": "0,1,2,3,4,5,6,7", 78 "Counter": "0,1,2,3,4,5,6,7", [all …]
|
/linux/Documentation/translations/zh_CN/core-api/ |
H A D | packing.rst | 1 .. SPDX-License-Identifier: GPL-2.0+ 3 .. include:: ../disclaimer-zh_CN.rst 5 :Original: Documentation/core-api/packing.rst 22 -------- 42 -------- 46 - 将一个CPU可使用的数字打包到内存缓冲区中(具有硬件约束/特殊性)。 47 - 将内存缓冲区(具有硬件约束/特殊性)解压缩为一个CPU可使用的数字。 54 以下示例介绍了打包u64字段的内存布局。打包缓冲区中的字节偏移量始终默认为0,1...7。 62 7 6 5 4 63 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 [all …]
|
/linux/tools/perf/pmu-events/arch/x86/tigerlake/ |
H A D | pipeline.json | 4 "Counter": "0,1,2,3,4,5,6,7", 8 …y executing divide or square root operations. Accounts for integer and floating-point operations.", 14 "Counter": "0,1,2,3,4,5,6,7", 23 "Counter": "0,1,2,3,4,5,6,7", 32 "Counter": "0,1,2,3,4,5,6,7", 42 "Counter": "0,1,2,3,4,5,6,7", 52 "Counter": "0,1,2,3,4,5,6,7", 62 "Counter": "0,1,2,3,4,5,6,7", 72 "Counter": "0,1,2,3,4,5,6,7", 82 "Counter": "0,1,2,3,4,5,6,7", [all …]
|
/linux/tools/perf/pmu-events/arch/x86/rocketlake/ |
H A D | pipeline.json | 4 "Counter": "0,1,2,3,4,5,6,7", 8 …y executing divide or square root operations. Accounts for integer and floating-point operations.", 14 "Counter": "0,1,2,3,4,5,6,7", 23 "Counter": "0,1,2,3,4,5,6,7", 32 "Counter": "0,1,2,3,4,5,6,7", 42 "Counter": "0,1,2,3,4,5,6,7", 52 "Counter": "0,1,2,3,4,5,6,7", 62 "Counter": "0,1,2,3,4,5,6,7", 72 "Counter": "0,1,2,3,4,5,6,7", 82 "Counter": "0,1,2,3,4,5,6,7", [all …]
|