Home
last modified time | relevance | path

Searched +full:2 +full:hz (Results 1 – 25 of 1275) sorted by relevance

12345678910>>...51

/freebsd/sys/contrib/device-tree/Bindings/opp/
H A Dqcom-nvmem-cpufreq.txt50 2: MSM8996 V3, speedbin 2
54 6: MSM8996 SG, speedbin 2
61 #address-cells = <2>;
72 #cooling-cells = <2>;
76 cache-level = <2>;
88 #cooling-cells = <2>;
100 #cooling-cells = <2>;
104 cache-level = <2>;
116 #cooling-cells = <2>;
149 opp-hz = /bits/ 64 <307200000>;
[all …]
H A Dopp-v2.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
59 opp-hz = /bits/ 64 <1000000000>;
66 opp-hz = /bits/ 64 <1100000000>;
72 opp-hz = /bits/ 64 <1200000000>;
81 * Example 2: Single cluster, Quad-core Qualcom-krait, switches DVFS states
110 cpu@2 {
113 reg = <2>;
115 clocks = <&clk_controller 2>;
142 opp-hz = /bits/ 64 <1000000000>;
149 opp-hz = /bits/ 64 <1100000000>;
[all …]
H A Dopp.txt19 - operating-points: An array of 2-tuples items, and each item consists
39 Binding 2: operating-points-v2
87 - opp-hz: Frequency in Hz, expressed as a 64-bit big-endian integer. This is a
157 in the table have this, the OPP with highest opp-hz will be used.
224 opp-hz = /bits/ 64 <1000000000>;
231 opp-hz = /bits/ 64 <1100000000>;
237 opp-hz = /bits/ 64 <1200000000>;
245 Example 2: Single cluster, Quad-core Qualcom-krait, switches DVFS states
273 cpu@2 {
275 reg = <2>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/axiado/
H A Dax3000.dtsi15 #address-cells = <2>;
16 #size-cells = <2>;
19 #address-cells = <2>;
52 cpu2: cpu@2 {
88 cache-level = <2>;
110 #address-cells = <2>;
111 #size-cells = <2>;
120 #address-cells = <2>;
121 #size-cells = <2>;
135 #gpio-cells = <2>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm/samsung/
H A Dexynos5422-odroid-core.dtsi42 bus_wcore_opp_table: opp-table-2 {
47 opp-hz = /bits/ 64 <88700000>;
51 opp-hz = /bits/ 64 <133000000>;
55 opp-hz = /bits/ 64 <177400000>;
59 opp-hz = /bits/ 64 <266000000>;
63 opp-hz = /bits/ 64 <532000000>;
73 opp-hz = /bits/ 64 <66600000>;
76 opp-hz = /bits/ 64 <74000000>;
79 opp-hz = /bits/ 64 <83250000>;
82 opp-hz = /bits/ 64 <111000000>;
[all …]
H A Dexynos4412.dtsi50 #cooling-cells = <2>; /* min followed by max */
60 #cooling-cells = <2>; /* min followed by max */
70 #cooling-cells = <2>; /* min followed by max */
80 #cooling-cells = <2>; /* min followed by max */
89 opp-hz = /bits/ 64 <200000000>;
94 opp-hz = /bits/ 64 <300000000>;
99 opp-hz = /bits/ 64 <400000000>;
104 opp-hz = /bits/ 64 <500000000>;
109 opp-hz = /bits/ 64 <600000000>;
114 opp-hz = /bits/ 64 <700000000>;
[all …]
H A Dexynos4212.dtsi44 #cooling-cells = <2>; /* min followed by max */
54 #cooling-cells = <2>; /* min followed by max */
63 opp-hz = /bits/ 64 <200000000>;
68 opp-hz = /bits/ 64 <300000000>;
73 opp-hz = /bits/ 64 <400000000>;
78 opp-hz = /bits/ 64 <500000000>;
83 opp-hz = /bits/ 64 <600000000>;
88 opp-hz = /bits/ 64 <700000000>;
93 opp-hz = /bits/ 64 <800000000>;
99 opp-hz = /bits/ 64 <900000000>;
[all …]
H A Dexynos4210.dtsi43 opp-hz = /bits/ 64 <134000000>;
46 opp-hz = /bits/ 64 <160000000>;
49 opp-hz = /bits/ 64 <200000000>;
66 opp-hz = /bits/ 64 <100000000>;
69 opp-hz = /bits/ 64 <134000000>;
72 opp-hz = /bits/ 64 <160000000>;
89 opp-hz = /bits/ 64 <134000000>;
93 opp-hz = /bits/ 64 <267000000>;
97 opp-hz = /bits/ 64 <400000000>;
116 opp-hz
[all...]
H A Dexynos4x12.dtsi42 opp-hz = /bits/ 64 <100000000>;
45 opp-hz = /bits/ 64 <134000000>;
48 opp-hz = /bits/ 64 <160000000>;
51 opp-hz = /bits/ 64 <267000000>;
87 opp-hz = /bits/ 64 <160000000>;
90 opp-hz = /bits/ 64 <200000000>;
106 opp-hz = /bits/ 64 <100000000>;
109 opp-hz = /bits/ 64 <134000000>;
143 opp-hz = /bits/ 64 <50000000>;
146 opp-hz
[all...]
/freebsd/sys/contrib/device-tree/src/arm64/qcom/
H A Dsa8540p.dtsi18 opp-hz = /bits/ 64 <300000000>;
22 opp-hz = /bits/ 64 <403200000>;
26 opp-hz = /bits/ 64 <499200000>;
30 opp-hz = /bits/ 64 <595200000>;
34 opp-hz = /bits/ 64 <710400000>;
38 opp-hz = /bits/ 64 <806400000>;
42 opp-hz = /bits/ 64 <902400000>;
46 opp-hz = /bits/ 64 <1017600000>;
50 opp-hz = /bits/ 64 <1113600000>;
54 opp-hz = /bits/ 64 <1209600000>;
[all …]
H A Dsm8650.dtsi34 #address-cells = <2>;
35 #size-cells = <2>;
56 clock-div = <2>;
65 clock-div = <2>;
70 #address-cells = <2>;
99 #cooling-cells = <2>;
103 cache-level = <2>;
141 #cooling-cells = <2>;
170 #cooling-cells = <2>;
174 cache-level = <2>;
[all …]
/freebsd/sys/contrib/device-tree/Bindings/cpufreq/
H A Dcpufreq-mediatek.txt41 opp-hz = /bits/ 64 <598000000>;
46 opp-hz = /bits/ 64 <747500000>;
51 opp-hz = /bits/ 64 <1040000000>;
56 opp-hz = /bits/ 64 <1196000000>;
61 opp-hz = /bits/ 64 <1300000000>;
74 #cooling-cells = <2>;
82 cpu@2 {
95 Example 2 (MT8173 SoC):
101 opp-hz = /bits/ 64 <507000000>;
106 opp-hz = /bits/ 64 <702000000>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/apple/
H A Dt600x-common.dtsi5 * Other names: H13J, "Jade Chop", "Jade", "Jade 2C"
11 #address-cells = <2>;
12 #size-cells = <2>;
19 #address-cells = <2>;
205 cache-level = <2>;
212 cache-level = <2>;
217 l2_cache_2: l2-cache-2 {
219 cache-level = <2>;
229 opp-hz = /bits/ 64 <600000000>;
234 opp-hz = /bits/ 64 <972000000>;
[all …]
H A Dt8015.dtsi17 #address-cells = <2>;
18 #size-cells = <2>;
28 #address-cells = <2>;
85 cpu_e2: cpu@2 {
143 cache-level = <2>;
150 cache-level = <2>;
160 opp-hz = /bits/ 64 <300000000>;
165 opp-hz = /bits/ 64 <453000000>;
166 opp-level = <2>;
170 opp-hz = /bits/ 64 <672000000>;
[all …]
/freebsd/sys/dev/videomode/
H A Dedidreg.h14 * 2. Redistributions in binary form must reproduce the above copyright
90 /* 0 = 0.7,0.3, 1 = 0.714,0.286, 2 = 1.0,0.4, 3 = 0.7,0.0 */
106 #define EDID_FEATURES_DISP_TYPE_NON_RGB 2
114 #define _CHHI(byt) ((byt) << 2)
120 #define EDID_CHROMA_GREENX(ptr) (_CHROMA(ptr, 25, 2, 29))
124 #define EDID_CHROMA_WHITEX(ptr) (_CHROMA(ptr, 26, 2, 33))
129 #define EDID_EST_TIMING_720_400_70 0x8000 /* 720x400 @ 70Hz */
130 #define EDID_EST_TIMING_720_400_88 0x4000 /* 720x400 @ 88Hz */
131 #define EDID_EST_TIMING_640_480_60 0x2000 /* 640x480 @ 60Hz */
132 #define EDID_EST_TIMING_640_480_67 0x1000 /* 640x480 @ 67Hz */
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/rockchip/
H A Drk3399-op1-opp.dtsi12 opp-hz = /bits/ 64 <408000000>;
17 opp-hz = /bits/ 64 <600000000>;
21 opp-hz = /bits/ 64 <816000000>;
25 opp-hz = /bits/ 64 <1008000000>;
29 opp-hz = /bits/ 64 <1200000000>;
33 opp-hz = /bits/ 64 <1416000000>;
37 opp-hz = /bits/ 64 <1512000000>;
47 opp-hz = /bits/ 64 <408000000>;
52 opp-hz = /bits/ 64 <600000000>;
56 opp-hz = /bits/ 64 <816000000>;
[all …]
H A Drk3399-op1.dtsi14 opp-hz = /bits/ 64 <408000000>;
19 opp-hz = /bits/ 64 <600000000>;
23 opp-hz = /bits/ 64 <816000000>;
27 opp-hz = /bits/ 64 <1008000000>;
31 opp-hz = /bits/ 64 <1200000000>;
35 opp-hz = /bits/ 64 <1416000000>;
39 opp-hz = /bits/ 64 <1512000000>;
49 opp-hz = /bits/ 64 <408000000>;
54 opp-hz = /bits/ 64 <600000000>;
58 opp-hz = /bits/ 64 <816000000>;
[all …]
H A Drk3399-opp.dtsi12 opp-hz = /bits/ 64 <408000000>;
17 opp-hz = /bits/ 64 <600000000>;
21 opp-hz = /bits/ 64 <816000000>;
25 opp-hz = /bits/ 64 <1008000000>;
29 opp-hz = /bits/ 64 <1200000000>;
33 opp-hz = /bits/ 64 <1416000000>;
43 opp-hz = /bits/ 64 <408000000>;
48 opp-hz = /bits/ 64 <600000000>;
52 opp-hz = /bits/ 64 <816000000>;
56 opp-hz = /bits/ 64 <1008000000>;
[all …]
H A Drk3399.dtsi14 opp-hz = /bits/ 64 <408000000>;
19 opp-hz = /bits/ 64 <600000000>;
23 opp-hz = /bits/ 64 <816000000>;
27 opp-hz = /bits/ 64 <1008000000>;
31 opp-hz = /bits/ 64 <1200000000>;
35 opp-hz = /bits/ 64 <1416000000>;
45 opp-hz = /bits/ 64 <408000000>;
50 opp-hz = /bits/ 64 <600000000>;
54 opp-hz = /bits/ 64 <816000000>;
58 opp-hz = /bits/ 64 <1008000000>;
[all …]
H A Drk3399-s.dtsi14 opp-hz = /bits/ 64 <408000000>;
19 opp-hz = /bits/ 64 <600000000>;
23 opp-hz = /bits/ 64 <816000000>;
27 opp-hz = /bits/ 64 <1008000000>;
37 opp-hz = /bits/ 64 <408000000>;
42 opp-hz = /bits/ 64 <600000000>;
46 opp-hz = /bits/ 64 <816000000>;
50 opp-hz = /bits/ 64 <1008000000>;
54 opp-hz = /bits/ 64 <1200000000>;
58 opp-hz = /bits/ 64 <1416000000>;
[all …]
H A Drk3399-t-opp.dtsi13 opp-hz = /bits/ 64 <408000000>;
18 opp-hz = /bits/ 64 <600000000>;
22 opp-hz = /bits/ 64 <816000000>;
26 opp-hz = /bits/ 64 <1008000000>;
36 opp-hz = /bits/ 64 <408000000>;
41 opp-hz = /bits/ 64 <600000000>;
45 opp-hz = /bits/ 64 <816000000>;
49 opp-hz = /bits/ 64 <1008000000>;
53 opp-hz = /bits/ 64 <1200000000>;
57 opp-hz = /bits/ 64 <1416000000>;
[all …]
H A Drk3399-t.dtsi15 opp-hz = /bits/ 64 <408000000>;
20 opp-hz = /bits/ 64 <600000000>;
24 opp-hz = /bits/ 64 <816000000>;
28 opp-hz = /bits/ 64 <1008000000>;
38 opp-hz = /bits/ 64 <408000000>;
43 opp-hz = /bits/ 64 <600000000>;
47 opp-hz = /bits/ 64 <816000000>;
51 opp-hz = /bits/ 64 <1008000000>;
55 opp-hz = /bits/ 64 <1200000000>;
59 opp-hz = /bits/ 64 <1416000000>;
[all …]
/freebsd/share/man/man9/
H A Dhz.99 .\" 2. Redistributions in binary form must reproduce the above copyright
29 .Nm hz ,
37 .Vt extern int hz;
54 .Va hz
62 .Xr getrusage 2
98 .Va hz
100 .Dv HZ
102 .Sy kern.hz
106 The current default is 1000 Hz for a tick of 1 ms for real hardware.
107 For virtual machine guests, the default is 100 Hz for a tick of 10 ms.
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/exynos/
H A Dexynos5433-bus.dtsi90 bus_g2d_400_opp_table: opp-table-2 {
95 opp-hz = /bits/ 64 <400000000>;
99 opp-hz = /bits/ 64 <267000000>;
103 opp-hz = /bits/ 64 <200000000>;
107 opp-hz = /bits/ 64 <160000000>;
111 opp-hz = /bits/ 64 <134000000>;
115 opp-hz = /bits/ 64 <100000000>;
124 opp-hz = /bits/ 64 <267000000>;
127 opp-hz = /bits/ 64 <200000000>;
130 opp-hz = /bits/ 64 <160000000>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/amlogic/
H A Dmeson-g12a.dtsi21 #cooling-cells = <2>;
30 #cooling-cells = <2>;
33 cpu2: cpu@2 {
39 #cooling-cells = <2>;
48 #cooling-cells = <2>;
53 cache-level = <2>;
63 opp-hz = /bits/ 64 <1000000000>;
69 opp-hz = /bits/ 64 <1200000000>;
74 opp-hz = /bits/ 64 <1398000000>;
79 opp-hz = /bits/ 64 <1512000000>;
[all …]

12345678910>>...51