| /linux/drivers/media/platform/allegro-dvt/ |
| H A D | nal-hevc.h | 63 * Rec. ITU-T H.265 (02/2018) 7.3.2.1 Video parameter set RBSP syntax
139 * H.265 (02/2018) E.2.1 VUI parameters syntax.
202 * Rec. ITU-T H.265 (02/2018) 7.3.2.2 Sequence parameter set RBSP syntax
329 * in Rec. ITU-T H.265 (02/2018) A.3.
352 * in Rec. ITU-T H.265 (02/2018) A.4.1.
373 * Rec. ITU-T H.265 (02/2018) A.4.1.
380 * T-Rec-H.265 p. 280: general_level_idc and sub_layer_level_idc[ i ] in nal_hevc_level()
|
| H A D | nal-hevc.c | 7 * The conversion is defined in "ITU-T Rec. H.265 (02/2018) high efficiency
28 * See Rec. ITU-T H.265 (02/2018) Table 7-1 - NAL unit type codes and NAL unit
798 * The RBSP format of the filler data is specified in Rec. ITU-T H.265
845 * The RBSP format of the filler data is specified in Rec. ITU-T H.265
|
| /linux/Documentation/devicetree/bindings/media/ |
| H A D | allegro,al5e.yaml | 14 either be a H.264/H.265 encoder or H.264/H.265 decoder ip core.
|
| /linux/drivers/media/platform/verisilicon/ |
| H A D | rockchip_vpu981_regs.h | 402 #define av1_axi_arqos AV1_DEC_REG(265, 0, 0xf)
403 #define av1_axi_awqos AV1_DEC_REG(265, 4, 0xf)
404 #define av1_axi_wr_ostd_threshold AV1_DEC_REG(265, 8, 0x3ff)
405 #define av1_axi_rd_ostd_threshold AV1_DEC_REG(265, 18, 0x3ff)
406 #define av1_axi_wr_4k_dis AV1_DEC_REG(265, 31, 0x1)
|
| /linux/Documentation/devicetree/bindings/mmc/ |
| H A D | sdhci-milbeaut.txt | 23 interrupts = <0 265 0x4>;
|
| /linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/inc/bounding_boxes/ |
| H A D | dcn4_soc_bb.h | 255 .maximum_latency_when_urgent_uclk_cycles = 265,
256 .average_latency_when_urgent_uclk_cycles = 265,
|
| /linux/include/dt-bindings/clock/ |
| H A D | exynos5410.h | 44 #define CLK_USI0 265
|
| H A D | exynos5250.h | 69 #define CLK_SMMU_GSCL3 265
|
| H A D | imx6qdl-clock.h | 275 #define IMX6QDL_CLK_DCIC2 265
|
| H A D | qcom,gcc-ipq806x.h | 267 #define USB30_1_UTMI_CLK 265
|
| H A D | g12a-clkc.h | 276 #define CLKID_NNA_CORE_CLK_SEL 265
|
| H A D | exynos5420.h | 74 #define CLK_USI0 265
|
| H A D | imx6sx-clock.h | 274 #define IMX6SX_CLK_LVDS2_SEL 265
|
| /linux/Documentation/devicetree/bindings/pinctrl/ |
| H A D | ti,iodelay.txt | 36 0x1a4 A_DELAY_PS(265) G_DELAY_PS(360) /* CFG_GPMC_A20_IN */
|
| /linux/drivers/cpufreq/ |
| H A D | pxa2xx-cpufreq.c | 65 {265400, -1, -1}, /* 265, 265, 133, 66 */
|
| /linux/scripts/ |
| H A D | extract-ikconfig | 65 try_decompress '\050\265\057\375' xxx unzstd
|
| H A D | extract-vmlinux | 58 try_decompress '(\265/\375' xxx unzstd
|
| /linux/Documentation/userspace-api/media/v4l/ |
| H A D | biblio.rst | 129 ITU H.265/HEVC
132 :title: ITU-T Rec. H.265 | ISO/IEC 23008-2 "High Efficiency Video Coding"
|
| /linux/tools/perf/arch/powerpc/entry/syscalls/ |
| H A D | syscall.tbl | 349 265 32 mq_timedreceive sys_mq_timedreceive_time32
350 265 64 mq_timedreceive sys_mq_timedreceive
|
| /linux/drivers/soc/tegra/ |
| H A D | Kconfig | 89 and decoding of various video standards including H.265, H.264 and
|
| /linux/include/dt-bindings/gce/ |
| H A D | mt8183-gce.h | 128 #define CMDQ_EVENT_ISP_FRAME_DONE_P2_8 265
|
| H A D | mt6779-gce.h | 142 #define CMDQ_EVENT_DIP_CQ_THREAD8_EOF 265
|
| /linux/drivers/scsi/qla2xxx/ |
| H A D | qla_tmpl.h | 45 #define ENTRY_TYPE_PSE_RISC 265
|
| /linux/drivers/gpu/ipu-v3/ |
| H A D | ipu-ic-csc.c | 193 .offset = { -276, 265, -358, },
215 .offset = { -351, 265, -443, },
|
| /linux/arch/arm/boot/dts/renesas/ |
| H A D | r7s9210.dtsi | 74 interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>,
77 <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>,
|