/freebsd/sys/contrib/device-tree/src/mips/loongson/ |
H A D | loongson3-package.dtsi | 10 #address-cells = <0>; 20 ranges = <0 0x1fe00000 0 0x1fe00000 0x100000 21 0 0x3ff00000 0 0x3ff00000 0x100000 23 0xefd 0xfb000000 0xefd 0xfb000000 0x10000000 25 0x1efd 0xfb000000 0x1efd 0xfb000000 0x10000000>; 29 reg = <0 0x3ff01400 0x64>; 38 loongson,parent_int_map = <0xf0ffffff>, /* int0 */ 39 <0x0f000000>, /* int1 */ 40 <0x00000000>, /* int2 */ 41 <0x00000000>; /* int3 */ [all …]
|
H A D | loongson64c-package.dtsi | 10 #address-cells = <0>; 20 ranges = <0 0x1fe00000 0 0x1fe00000 0x100000 21 0 0x3ff00000 0 0x3ff00000 0x100000 23 0xefd 0xfb000000 0xefd 0xfb000000 0x10000000 25 0x1efd 0xfb000000 0x1efd 0xfb000000 0x10000000>; 29 reg = <0 0x3ff01400 0x64>; 38 loongson,parent_int_map = <0xf0ffffff>, /* int0 */ 39 <0x0f000000>, /* int1 */ 40 <0x00000000>, /* int2 */ 41 <0x00000000>; /* int3 */ [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/interrupt-controller/ |
H A D | loongson,liointc.yaml | 19 need to define two nodes in dts{i} to describe the "0-31" and "32-61" interrupt 54 pattern: int[0-3] 64 interrupt lines. Each cell refers to a parent interrupt line from 0 to 3 65 and each bit in the cell refers to a child interrupt from 0 to 31. 109 reg = <0x3ff01400 0x64>; 118 loongson,parent_int_map = <0xf0ffffff>, /* int0 */ 119 <0x0f000000>, /* int1 */ 120 <0x0000000 [all...] |
/freebsd/sys/contrib/ncsw/Peripherals/FM/Port/ |
H A D | fm_port.h | 63 #define BMI_PORT_REGS_OFFSET 0 64 #define QMI_PORT_REGS_OFFSET 0x400 65 #define PRS_PORT_REGS_OFFSET 0x800 75 #define DEFAULT_PORT_deqByteCnt_10G 0x1400 76 #define DEFAULT_PORT_deqByteCnt_1G 0x400 82 #define DEFAULT_PORT_cheksumLastBytesIgnore 0 97 #define DEFAULT_PORT_BufMargins_endMargins 0 107 #define DEFAULT_notSupported 0xff 113 #define DEFAULT_PORT_txFifoMinFillLevel 0 130 (((type) == e_FM_PORT_TYPE_RX) ? 2 : 0)) [all …]
|
/freebsd/sys/arm/xilinx/ |
H A D | zy7_slcr.c | 78 SYSCTL_NODE(_hw, OID_AUTO, zynq, CTLFLAG_RD | CTLFLAG_MPSAFE, 0, 82 SYSCTL_STRING(_hw_zynq, OID_AUTO, bootmode, CTLFLAG_RD, zynq_bootmode, 0, 86 SYSCTL_STRING(_hw_zynq, OID_AUTO, pssid, CTLFLAG_RD, zynq_pssid, 0, 91 0, "Zynq REBOOT_STATUS register"); 95 0, "Zynq PS_CLK Frequency"); 99 0, "Zynq IO PLL Frequency"); 103 &arm_pll_frequency, 0, "Zynq ARM PLL Frequency"); 107 &ddr_pll_frequency, 0, "Zynq DDR PLL Frequency"); 137 RD4(sc, ZY7_SLCR_REBOOT_STAT) & 0xf0ffffff); in zy7_slcr_cpu_reset() 166 WR4(sc, ZY7_SLCR_LVL_SHFTR_EN, 0); in zy7_slcr_preload_pl() [all …]
|
/freebsd/contrib/llvm-project/libunwind/src/ |
H A D | Registers.hpp | 3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. 126 memset(&_registers, 0, sizeof(_registers)); in Registers_x86() 134 if (regNum < 0) in validRegister() 354 memset(&_registers, 0, sizeof(_registers)); in Registers_x86_64() 362 if (regNum < 0) in validRegister() 700 memset(&_registers, 0, sizeof(_registers)); in Registers_ppc() 701 memset(&_floatRegisters, 0, sizeof(_floatRegisters)); in Registers_ppc() 702 memset(&_vectorRegisters, 0, sizeof(_vectorRegisters)); in Registers_ppc() 712 if (regNum < 0) in validRegister() 800 return (_registers.__cr & 0xF0000000); in getRegister() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ |
H A D | ARMMCCodeEmitter.cpp | 3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. 239 case ARM_AM::da: return 0; in getLdStmModeOpValue() 251 case ARM_AM::lsl: return 0; in getShiftOp() 311 // The operand is either reg0 or CPSR. The 's' bit is encoded as '0' or in getCCOutOpValue() 326 Fixups.push_back(MCFixup::create(0, Expr, Kind, MI.getLoc())); in getModImmOpValue() 327 return 0; in getModImmOpValue() 345 Fixups.push_back(MCFixup::create(0, Expr, Kind, MI.getLoc())); in getT2SOImmOpValue() 346 return 0; in getT2SOImmOpValue() 350 assert(Encoded != ~0U && "Not a Thumb2 so_imm value?"); in getT2SOImmOpValue() 477 unsigned Bit24 = EncodedValue & 0x0100000 [all...] |
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/Disassembler/ |
H A D | ARMDisassembler.cpp | 3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. 71 // is in the MCOperand format in which 1 means 'else' and 0 'then'. 75 unsigned char CCBits = static_cast<unsigned char>(Firstcond & 0xf); in setITState() 117 bool T = ((Mask >> Pos) & 1) == 0; in setVPTState() 722 // HVC is undefined if condition = 0xf otherwise upredictable in checkDecodedInstruction() 723 // if condition != 0xe in checkDecodedInstruction() 724 uint32_t Cond = (Insn >> 28) & 0xF; in checkDecodedInstruction() 725 if (Cond == 0xF) in checkDecodedInstruction() 727 if (Cond != 0xE) in checkDecodedInstruction() 739 if (MI.getOperand(0).getReg() == ARM::SP && in checkDecodedInstruction() [all …]
|
/freebsd/sys/contrib/dev/rtw89/ |
H A D | reg.h | 8 #define R_AX_SYS_WL_EFUSE_CTRL 0x000A 11 #define R_AX_SYS_ISO_CTRL 0x0000 17 #define R_AX_SYS_FUNC_EN 0x0002 19 #define B_AX_FEN_BBRSTB BIT(0) 21 #define R_AX_SYS_PW_CTRL 0x0004 36 #define R_AX_SYS_CLK_CTRL 0x0008 39 #define R_AX_SYS_SWR_CTRL1 0x0010 42 #define R_AX_SYS_ADIE_PAD_PWR_CTRL 0x0018 46 #define R_AX_RSV_CTRL 0x001C 50 #define R_AX_AFE_LDO_CTRL 0x002 [all...] |
/freebsd/sys/contrib/dev/rtw88/ |
H A D | coex.c | 75 rtw_write8_set(rtwdev, REG_LIFETIME_EN, 0xf); in rtw_coex_limited_tx() 76 rtw_write16(rtwdev, REG_RETRY_LIMIT, 0x0808); in rtw_coex_limited_tx() 79 rtw_write32(rtwdev, REG_DARFRC, 0x1000000); in rtw_coex_limited_tx() 80 rtw_write32(rtwdev, REG_DARFRCH, 0x4030201); in rtw_coex_limited_tx() 83 rtw_write8_clr(rtwdev, REG_LIFETIME_EN, 0xf); in rtw_coex_limited_tx() 91 rtw_write8(rtwdev, REG_AMPDU_MAX_TIME_V1, 0x20); in rtw_coex_limited_tx() 132 COEX_RSSI_HIGH(coex_dm->bt_rssi_state[0])) in rtw_coex_freerun_check() 136 bt_rssi = coex_dm->bt_rssi_state[0]; in rtw_coex_freerun_check() 152 u8 para[6] = {0}; in rtw_coex_wl_slot_extend() 154 para[0] in rtw_coex_wl_slot_extend() [all...] |
/freebsd/sys/dev/ispfw/ |
H A D | asm_2500.h | 38 0x0501f06b, 0x00115000, 0x00100000, 0x0000c8ea, 39 0x00000008, 0x00000008, 0x000000cf, 0x00109095, 40 0x00000004, 0x00000000, 0x20434f50, 0x59524947, 41 0x48542032, 0x30313920, 0x514c4f47, 0x49432043, 42 0x4f52504f, 0x52415449, 0x4f4e2020, 0x20495350, 43 0x32357878, 0x20466972, 0x6d776172, 0x65202020, 44 0x56657273, 0x696f6e20, 0x2020382e, 0x30382e32, 45 0x30372020, 0x24000000, 0x00000000, 0x00000000, 46 0x00000000, 0x00000000, 0x00100000, 0x00100000, 47 0x0000c8ea, 0xffffffff, 0x00115004, 0x00020000, [all …]
|
H A D | asm_2400.h | 33 0x0401f1be, 0x00112000, 0x00100000, 0x0000c79b, 34 0x00000008, 0x00000007, 0x00000000, 0x00009496, 35 0x00000003, 0x00000000, 0x20434f50, 0x59524947, 36 0x48542032, 0x30313720, 0x514c4f47, 0x49432043, 37 0x4f52504f, 0x52415449, 0x4f4e2020, 0x20495350, 38 0x32347878, 0x20466972, 0x6d776172, 0x65202020, 39 0x56657273, 0x696f6e20, 0x2020382e, 0x30372e30, 40 0x30202024, 0x00000000, 0x00000000, 0x00000000, 41 0x00000000, 0x00000000, 0x00000000, 0x00000000, 42 0x00000000, 0x00000000, 0x00000000, 0x00000000, [all …]
|
H A D | asm_2700.h | 38 0x0501f06c, 0x00122000, 0x00100000, 0x00014f80, 39 0x00000009, 0x0000000c, 0x00000000, 0x785ad0d5, 40 0x00000040, 0x0000f206, 0x20434f50, 0x59524947, 41 0x48542032, 0x30323220, 0x514c4f47, 0x49432043, 42 0x4f52504f, 0x52415449, 0x4f4e2020, 0x20495350, 43 0x32377878, 0x20466972, 0x6d776172, 0x65202020, 44 0x56657273, 0x696f6e20, 0x2020392e, 0x31322e30, 45 0x30202024, 0x00000000, 0x0000002f, 0x00000000, 46 0x00000000, 0x00000000, 0x00000000, 0x00100000, 47 0x00100000, 0x00014f80, 0xffffffff, 0x00122004, [all …]
|
H A D | asm_2600.h | 38 0x0501f06c, 0x0011b000, 0x00100000, 0x00011c0f, 39 0x00000008, 0x00000008, 0x000000e7, 0x0078d0d5, 40 0x00000020, 0x00000006, 0x20434f50, 0x59524947, 41 0x48542032, 0x30313920, 0x514c4f47, 0x49432043, 42 0x4f52504f, 0x52415449, 0x4f4e2020, 0x20495350, 43 0x38337878, 0x20466972, 0x6d776172, 0x65202020, 44 0x56657273, 0x696f6e20, 0x2020382e, 0x30382e32, 45 0x33312020, 0x24000000, 0x00000026, 0x00000000, 46 0x00000000, 0x00000000, 0x00000000, 0x00100000, 47 0x00100000, 0x00011c0f, 0xffffffff, 0x0011b004, [all …]
|
H A D | asm_2800.h | 38 0x0501f078, 0x00124000, 0x00100000, 0x00017380, 39 0x00000009, 0x0000000c, 0x00000001, 0x785ad0d5, 40 0x00000080, 0x0001f626, 0x20434f50, 0x59524947, 41 0x48542032, 0x30323320, 0x514c4f47, 0x49432043, 42 0x4f52504f, 0x52415449, 0x4f4e2020, 0x20495350, 43 0x32387878, 0x20466972, 0x6d776172, 0x65202020, 44 0x56657273, 0x696f6e20, 0x2020392e, 0x31322e30, 45 0x31202024, 0x00000000, 0x00000092, 0x00000000, 46 0x00000000, 0x00000000, 0x00000000, 0x00100000, 47 0x00100000, 0x00017380, 0xffffffff, 0x00124004, [all …]
|